CAT1161W-45 ON Semiconductor, CAT1161W-45 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
CAT1161W-45
Manufacturer Part Number
CAT1161W-45
Description
Supervisory Circuits 16K I2C Memory w/WDT
Manufacturer
ON Semiconductor
Datasheet
1.CAT1162WI42.pdf
(13 pages)
Specifications of CAT1161W-45
Product Category
Supervisory Circuits
Rohs
yes
Number Of Voltages Monitored
1
Monitored Voltage
3 V, 3.3 V, 5 V
Undervoltage Threshold
4.5 V
Overvoltage Threshold
4.75 V
Output Type
Active High, Active Low, Open Drain
Manual Reset
Resettable
Watchdog
Watchdog
Battery Backup Switching
No Backup
Supply Voltage - Max
6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
SOIC-8 Wide
Chip Enable Signals
No
Maximum Power Dissipation
1000 mW
Minimum Operating Temperature
0 C
Power Fail Detection
No
Factory Pack Quantity
100
Supply Current (typ)
3000 uA
Supply Voltage - Min
2.7 V
1. This parameter is tested initially and after a design or process change that affects the parameter.
* The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write
cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.
Table 6. AC CHARACTERISTICS
V
Table 7. WRITE CYCLE LIMITS
Table 8. RESET CIRCUIT CHARACTERISTICS
CC
t
BUF
T
t
t
R
F
1
Symbol
t
Symbol
Symbol
V
t
t
t
t
t
t
= 2.7 V to 6.0 V unless otherwise specified. Output Load is TTL Gate and 100 pF.
HD; DAT
SU; STO
V
HD; STA
SU; STA
SU; DAT
V
(Note 1)
GLITCH
(Note 1)
PURST
(Note 1)
t
F
RVALID
t
t
HIGH
V
V
LOW
t
OHRS
t
(Note 1)
t
OLRS
RPD
t
SCL
WR
WP
AA
DH
RT
TH
Clock Frequency
Noise Suppression Time Constant at SCL, SDA Inputs
SCL Low to SDA Data Out and ACK Out
Time the Bus must be Free Before a New Transmission Can
Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time (for a Repeated Start Condition)
Data in Hold Time
Data in Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Write Cycle Time
V
Reset Threshold Hysteresis
Reset Output Low Voltage (I
Reset Output High Voltage
Reset Threshold (V
Reset Threshold (V
Reset Threshold (V
Reset Threshold (V
Reset Threshold (V
Power−Up Reset Timeout
Watchdog Period
V
RESET Output Valid
CC
TH
to RESET Output Delay
Glitch Reject Pulse Width
CC
CC
CC
CC
CC
= 5 V), (CAT1161/2−45)
= 5 V), (CAT1161/2−42)
= 3.3 V), (CAT1161/2−30)
= 3.3 V), (CAT1161/2−28)
= 3 V), (CAT1161/2−25)
Parameter
OLRS
Parameter
Parameter
= 1 mA)
http://onsemi.com
4
Min
100
4.7
4.7
4.7
50
4
4
0
4
V
CC
4.50
4.25
3.00
2.85
2.55
Min
130
15
− 0.75
1
Max
Min
100
200
300
3.5
1
Min
100
Typ
Typ
1.2
0.6
1.2
0.6
0.6
0.6
1.6
50
0
Max
Max
Max
4.75
4.50
3.15
3.00
2.70
400
200
300
100
270
0.3
0.4
10
1
5
Units
Units
Units
kHz
mV
ms
ms
ns
ns
ns
ns
ns
ns
ms
ms
ms
ms
ms
ms
ms
ms
ms
V
V
V
V
s