SST25VF010A-33-4I-SAE Microchip Technology, SST25VF010A-33-4I-SAE Datasheet - Page 4

no-image

SST25VF010A-33-4I-SAE

Manufacturer Part Number
SST25VF010A-33-4I-SAE
Description
IC FLASH SER 1MB 33MHZ SPI 8SOIC
Manufacturer
Microchip Technology

Specifications of SST25VF010A-33-4I-SAE

Memory Type
FLASH
Memory Size
1M (128K x 8)
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Format - Memory
FLASH
Speed
33MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Architecture
Sectored
Interface Type
4-Wire
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
10 mA
Mounting Style
SMD/SMT
Organization
4 KB x 32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SST25VF010A-33-4I-SAE
Manufacturer:
SST
Quantity:
3
Part Number:
SST25VF010A-33-4I-SAE
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST25VF010A-33-4I-SAE
Quantity:
2 900
Data Sheet
PRODUCT IDENTIFICATION
TABLE 2: P
MEMORY ORGANIZATION
The SST25VF010A SuperFlash memory array is orga-
nized in 4 KByte sectors with 32 KByte overlay blocks.
©2006 Silicon Storage Technology, Inc.
Manufacturer’s ID
Device ID
FIGURE 2: SPI P
SST25VF010A
SCK
CE#
SO
SI
RODUCT
MODE 3
MODE 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
ROTOCOL
I
DENTIFICATION
HIGH IMPEDANCE
Address
00000H
00001H
Data
BFH
49H
T2.0 1265
4
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
DEVICE OPERATION
The SST25VF010A is accessed through the SPI (Serial
Peripheral Interface) bus compatible protocol. The SPI bus
consist of four control lines; Chip Enable (CE#) is used to
select the device, and data is accessed through the Serial
Data Input (SI), Serial Data Output (SO), and Serial Clock
(SCK).
The SST25VF010A supports both Mode 0 (0,0) and Mode
3 (1,1) of SPI bus operations. The difference between the
two modes, as shown in Figure 2, is the state of the SCK
signal when the bus master is in Stand-by mode and no
data is being transferred. The SCK signal is low for Mode 0
and SCK signal is high for Mode 3. For both modes, the
Serial Data In (SI) is sampled at the rising edge of the SCK
clock signal and the Serial Data Output (SO) is driven after
the falling edge of the SCK clock signal.
DON'T CARE
1 Mbit SPI Serial Flash
MODE 3
MODE 0
SST25VF010A
1265 F02.0
S71265-02-000
1/06

Related parts for SST25VF010A-33-4I-SAE