CY7C144-55JC Cypress Semiconductor Corp, CY7C144-55JC Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C144-55JC
Manufacturer Part Number
CY7C144-55JC
Description
IC SRAM 64KB DUAL 68-PLCC
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C144-55JC.pdf
(20 pages)
Specifications of CY7C144-55JC
Format - Memory
RAM
Memory Type
SRAM - Dual Port, Asynchronous
Memory Size
64K (8K x 8)
Speed
55ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
68-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C144-55JC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C144-55JC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Switching Waveforms
Notes
Document #: 38-06034 Rev. *F
14. R/W is HIGH for read cycle.
15. Device is continuously selected CE = LOW and OE = LOW. This waveform cannot be used for semaphore reads.
16. Address valid prior to or coincident with CE transition LOW.
17. CE
18. BUSY = HIGH for the writing port.
19. CE
DATA OUT
ADDRESS
SEM or CE
DATA OUT
L
L
ADDRESS
ADDRESS
= L, SEM = H when accessing RAM. CE = H, SEM = L when accessing semaphores.
= CE
DATA
DATAIN
I
R
OE
I
CC
SB
R/W
OUTL
= LOW.
R
R
R
L
PREVIOUS DATA VALID
t
PU
t
OHA
Figure 6. Read Cycle No. 2 (Either Port CE/OE Access)
Figure 5. Read Cycle No. 1 (Either Port Address Access)
t
LZCE
Figure 7. Read Timing with Port-to-Port Delay (M/S=L)
t
LZOE
t
ACE
t
AA
t
DOE
MATCH
MATCH
t
WC
t
RC
t
PWE
t
WDD
DATA VALID
t
VALID
SD
t
HZOE
[14, 16, 17]
t
DATA VALID
DDD
[18, 19]
[14, 15]
t
HD
CY7C144, CY7C145
t
HZCE
t
PD
VALID
Page 10 of 20
[+] Feedback