M95080-RMB6TG STMicroelectronics, M95080-RMB6TG Datasheet - Page 23
![IC EEPROM 8KBIT 5MHZ 8UFDFPN](/photos/7/23/72347/m95080-rmb6tg_sml.jpg)
M95080-RMB6TG
Manufacturer Part Number
M95080-RMB6TG
Description
IC EEPROM 8KBIT 5MHZ 8UFDFPN
Manufacturer
STMicroelectronics
Datasheet
1.M95080-RMB6TG.pdf
(50 pages)
Specifications of M95080-RMB6TG
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
8K (1K x 8)
Speed
5MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-MLP, 8-UFDFPN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8711-2
M95080-RMB6TG
M95080-RMB6TG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M95080-RMB6TG
Manufacturer:
ST
Quantity:
80 000
M95160-x, M95080-x
6.6
Note:
Write to Memory Array (WRITE)
As shown in
low. The bits of the instruction byte, address byte, and at least one data byte are then shifted
in, on Serial Data Input (D).
The instruction is terminated by driving Chip Select (S) high at a byte boundary of the input
data. The self-timed Write cycle, triggered by the Chip Select (S) rising edge, continues for a
period t
(WIP) bit is reset to 0.
In the case of
has been latched in, indicating that the instruction is being used to write a single byte. If,
though, Chip Select (S) continues to be driven low, as shown in
input data is shifted in, so that more than a single byte, starting from the given address
towards the end of the same page, can be written in a single internal Write cycle.
Each time a new data byte is shifted in, the least significant bits of the internal address
counter are incremented. If the number of data bytes sent to the device exceeds the page
boundary, the internal address counter rolls over to the beginning of the page, and the
previous data there are overwritten with the incoming data. (The page size of these devices
is 32 bytes).
The instruction is not accepted, and is not executed, under the following conditions:
●
●
●
●
The self-timed write cycle t
events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is
read as “0” and a programmed bit is read as “1”.
Figure 12. Byte Write (WRITE) sequence
1. Depending on the memory size, as shown in
S
C
D
Q
if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable
instruction just before)
if a Write cycle is already in progress
if the device has not been deselected, by Chip Select (S) being driven high, at a byte
boundary (after the eighth bit, b0, of the last data byte that has been latched in)
if the addressed page is in the region protected by the Block Protect (BP1 and BP0)
bits.
W
(as specified in
Figure
Figure
0
1
High Impedance
12., to send this instruction to the device, Chip Select (S) is first driven
2
12., Chip Select (S) is driven high after the eighth bit of the data byte
Instruction
3
Table 22.
4
W
is internally executed as a sequence of two consecutive
5
Doc ID 8028 Rev 10
6
7
to
15
Table
8
Table
14 13
9 10
16-Bit Address
26.), at the end of which the Write in Progress
7., the most significant address bits are Don’t Care.
3
20 21 22 23 24 25 26 27
2
1
0
7
6
Figure
5
Data Byte
4
13., the next byte of
3
28 29 30
2
1
Instructions
0
31
AI01795D
23/50