BR24L08FVM-WTR Rohm Semiconductor, BR24L08FVM-WTR Datasheet - Page 26

• Manufacturer Part Number: BR24L08FVM-WTR
• Description: IC EEPROM 8KBIT 400KHZ 8MSOP
• Manufacturer: Rohm Semiconductor

Specifications of BR24L08FVM-WTR

• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Memory Size: 8K (1K x 8)
• Speed: 400kHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Organization: 1 K x 8
• Interface Type: 2-Wire
• Maximum Clock Frequency: 0.1 MHz
• Access Time: 3500 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 2.5 V, 3.3 V, 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

●Software reset
●Acknowledge polling
Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has
several kinds, and 3 kids of them are shown in the figure below. (Refer to Fig.45(a), Fig.45(b), Fig.45(c).) In dummy clock
input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be
output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous
power failure of system power source or influence upon devices.
During internal write, all input commands are ignored, therefore ACK is not sent back. During internal automatic write
execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it
means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command
can be executed without waiting for tWR = 5ms.
When to write continuously, R/W = 0, when to carry out current read cycle after write, slave address R/W = 1 is sent, and if
ACK signal sends back 'L', then execute word address input and data so forth.
SCL
SCL
SDA
SDA
SCL
SDA
…
S
T
A
R
T
Fig.45-(b) The case of START+9 Dummy clock + START + command input
First write command
Fig.45-(a) The case of 14 Dummy clock + START + START+ command inpu
S
T
A
R
T
Write command
Slave
address
Start
t
WR
Fig.46 Case to continuously write by acknowledge polling
1
1
Fig.45-(c) START × 9 + command input
A
C
K
H
2
1
2
Dummy clock×14
Dummy clock×9
S
T
O
P
Start×9
2
3
S
T
A
R
T
13
Slave
address
S
T
A
R
T
Slave
address
14
8
7
Second write command
A
C
K
L
After
write, ACK=LOW is sent back,
so input next word address and
data in succession.
Start×2
9
A
C
K
H
8
address
t
Word
26/32
WR
Start
During internal write,
ACK = HIGH is sent back.
completion
9
S
T
A
R
T
Slave
address
A
C
K
L
Data
of
A
C
K
H
* Start command from START input.
Normal command
Normal command
Normal command
Normal command
Normal command
Normal command
A
C
K
L
internal
…
S
T
O
P