79RC32K438-266BB IDT, 79RC32K438-266BB Datasheet - Page 10

• Manufacturer Part Number: 79RC32K438-266BB
• Description: Processors - Application Specialized
• Manufacturer: IDT

Specifications of 79RC32K438-266BB

• Part # Aliases: IDT79RC32K438-266BB

IDT 79RC32438
GPIO[30]
GPIO[31]
SPI Interface
SCK
SDI
SDO
I
SCL
SDA
Ethernet Interfaces
MII0CL
MII0CRS
MII0RXCLK
MII0RXD[3:0]
MII0RXDV
MII0RXER
MII0TXCLK
MII0TXD[3:0]
MII0TXENP
MII0TXER
MII1CL
2
C Bus Interface
Signal
Type
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
I
I
I
I
I
I
I
I
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIMUINTN
Alternate function: PCI Messaging unit interrupt output.
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Serial Clock. This signal is used as the serial clock output in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be configured as a GPIO pin.
Serial Data Input. This signal is used to shift in serial data in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be configured as a GPIO pin.
Serial Data Output. This signal is used shift out serial data in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be configured as a GPIO pin.
I
I
Ethernet 0 MII Collision Detected. This signal is asserted by the ethernet PHY
when a collision is detected.
Ethernet 0 MII Carrier Sense. This signal is asserted by the ethernet PHY
when either the transmit or receive medium is not idle.
Ethernet 0 MII Receive Clock. This clock is a continuous clock that provides a
timing reference for the reception of data.
Ethernet 0 MII Receive Data. This nibble wide data bus contains the data
received by the ethernet PHY.
Ethernet 0 MII Receive Data Valid. The assertion of this signal indicates that
valid receive data is in the MII receive data bus.
Ethernet 0 MII Receive Error. The assertion of this signal indicates that an
error was detected somewhere in the ethernet frame currently being sent in the
MII receive data bus.
Ethernet 0 MII Transmit Clock. This clock is a continuous clock that provides a
timing reference for the transfer of transmit data.
Ethernet 0 MII Transmit Data. This nibble wide data bus contains the data to
be transmitted.
Ethernet 0 MII Transmit Enable. The assertion of this signal indicates that data
is present on the MII for transmission.
Ethernet 0 MII Transmit Coding Error. When this signal is asserted together
with MIITXENP, the ethernet PHY will transmit symbols which are not valid data
or delimiters.
Ethernet 1 MII Collision Detected. This signal is asserted by the ethernet PHY
when a collision is detected.
2
2
C Clock. I
C Data Bus. I
Table 1 Pin Description (Part 7 of 9)
2
C-bus clock.
2
C-bus data bus.
10 of 59
Name/Description
May 25, 2004