24LC16BH-I/MS Microchip Technology, 24LC16BH-I/MS Datasheet - Page 7
![IC EEPROM 16KBIT 400KHZ 8MSOP](/photos/6/59/65932/mfg_150_c04-111_ms_8-msop_sml.jpg)
24LC16BH-I/MS
Manufacturer Part Number
24LC16BH-I/MS
Description
IC EEPROM 16KBIT 400KHZ 8MSOP
Manufacturer
Microchip Technology
Datasheets
1.24LC16BT-IST.pdf
(22 pages)
2.24LC16BHT-IOT.pdf
(28 pages)
3.24LC16BH-ESN.pdf
(26 pages)
Specifications of 24LC16BH-I/MS
Memory Size
16K (2K x 8)
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Organization
8 Block x 256 x 8
Interface Type
I2C
Maximum Clock Frequency
0.4 MHz
Access Time
900 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
3 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
5.0
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a four-bit control code.
For the 24LC16B, this is set as ‘
and write operations. The next three bits of the control
byte are the block-select bits (B2, B1, B0). They are
used by the master device to select which of the eight
256 word-blocks of memory are to be accessed.
These bits are in effect the three Most Significant bits
(MSb) of the word address. It should be noted that the
protocol limits the size of the memory to eight blocks
of 256 words, therefore, the protocol can support only
one 24LC16B per system.
The last bit of the control byte defines the operation to
be performed. When set to ‘
selected. When set to ‘
Following the Start condition, the 24LC16B monitors
the SDA bus, checking the device type identifier being
transmitted and, upon receiving a ‘
slave device outputs an Acknowledge signal on the
SDA line. Depending on the state of the R/W bit, the
24LC16B will select a read or write operation.
FIGURE 5-2:
© 2009 Microchip Technology Inc.
DEVICE ADDRESSING
1
Control
Code
0
0
ADDRESS SEQUENCE BIT ASSIGNMENTS
’, a write operation is selected.
1
Control Byte
0
1
’, a read operation is
1010
B
2
Select
Block
1010
bits
B
1
’ binary for read
B
0 R/W
’ code, the
FIGURE 5-1:
A
7
Operation
Start Bit
Read
Write
•
S
Address Low Byte
•
1
Control Code
•
0
Control
•
1010
1010
Code
Slave Address
1
•
CONTROL BYTE
ALLOCATION
0
•
A
0
B2 B1 B0 R/W ACK
Block Address
Block Address
Block Select
Select
24LC16B
Block
Bits
Acknowledge Bit
Read/Write Bit
DS22213A-page 7
R/W
1
0