SLFDM40LPV-128J STEC, SLFDM40LPV-128J Datasheet - Page 5

no-image

SLFDM40LPV-128J

Manufacturer Part Number
SLFDM40LPV-128J
Description
Solid State Drives - SSD 128MB 3.3 or 5V 40-Pin Low Pro Vert
Manufacturer
STEC
Datasheet

Specifications of SLFDM40LPV-128J

Product Category
Solid State Drives - SSD
Product
Flash Disk Modules
Memory Size
128 MB
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
SLFDM(40/44)(LP)(V/H)-xxxJ(I)
Signal Description
-DASP
D15-D00
-IOWR
-IORD
INTRQ
A2-A0
-CS1, -CS2
-CSEL
-IOIS16
-PDIAG
DREQ
-DACK
-IORDY
-RESET
VCC
GND
NC
Signal Name
I/O
I/O
I/O
Dir
O
O
O
O
I
I
I
I
I
I
I
18, 16, 14, 12,
5, 7, 9, 11, 13,
26, 30, 40, 43
10, 8, 6, 4, 3,
2, 19, 22, 24,
35, 33, 36
15, 17
37, 38
41, 42
20, 44
Pin
39
23
25
31
28
32
34
21
29
27
1
This input/output is the Disk Active/Slave Present signal in the Master/
Slave handshake protocol.
All Task File operations occur in byte mode on the low order bus D00-D07
while all data transfers are 16 bit using D00-D15.
The I/O Write strobe pulse is used to clock I/O data on the drive Data
bus into the Drive controller registers when the Drive is configured to
use the I/O interface. The clocking will occur on the negative to
positive edge of the signal (trailing edge).
This is an I/O Read strobe generated by the host. This signal gates I/O
data onto the bus from the Drive.
Signal is the active high Interrupt Request to the host.
A[2:0] are used to select the one of eight registers in the Task File.
-CS1 is the chip select for the task file registers while -CS2 is used to select
the Alternate Status Register and the Device Control Register.
This internally pulled up signal is used to configure this device as a Master
or a Slave. When the pin is grounded, this device is configured as a Master.
When the pin is open, this device is configured as a Slave
Not used.
This input/output is the Pass Diagnostic signal in the Master/Slave
handshake protocol.
Not used.
Not used.
Not used, and pulled up to VCC through a 4.7K ohm resistor.
This input pin is the active low hardware reset from the host.
Power. Applies to the 44-pin version only.
Ground.
No connect
Document Part Number 61000-02832-113 March 2005
FLASH DISK MODULE
Description
Page 5

Related parts for SLFDM40LPV-128J