MAX9257AGTL+T Maxim Integrated, MAX9257AGTL+T Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
MAX9257AGTL+T
Manufacturer Part Number
MAX9257AGTL+T
Description
Serializers & Deserializers - Serdes Prog Serializer / Deserializer
Manufacturer
Maxim Integrated
Type
Serializerr
Datasheet
1.MAX9258AGCMV.pdf
(53 pages)
Specifications of MAX9257AGTL+T
Rohs
yes
Data Rate
840 Mbit/s
Input Type
LVCMOS
Output Type
LVDS
Number Of Inputs
18
Number Of Outputs
1
Operating Supply Voltage
1.7 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
TQFN-40 EP
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage - Max
3.6 V
Supply Voltage - Min
1.71 V, 3 V
30, 31, 32,
1, 12, 13, 24,
TQFN
35–39
25, 36, 37
29
40
—
—
3, 14
PIN
10
11
15
2
4
5
6
7
8
9
PIN
35, 38, 39,
24, 25, 36,
1, 12, 13
37, 48
LQFP
42–46
34
47
—
GNDLVDS
V
GNDPLL
V
ERROR
���������������������������������������������������������������� Maxim Integrated Products 13
NAME
CCLVDS
GND
SDI+
CCPLL
N.C.
SDI-
V
PD
RX
CC
Fully Programmable Serializer/Deserializer
DIN8/GPIO0
DIN[0:7]
NAME
REM
N.C.
EP
No Connection. Not internally connected.
Digital Supply Voltage. Bypass V
as possible to the device with the smallest value capacitor closest to V
Digital Supply Ground
LVCMOS/LVTTL Power-Down Input. Drive PD high to power up the device and enable all outputs.
Drive PD low to put all outputs in high impedance and reduce supply current. PD is internally
pulled down to ground.
LVDS Supply Voltage. Bypass V
as close as possible to the device with the smallest value capacitor closest to V
Serial LVDS Inverting Input
Serial LVDS Noninverting Input
LVDS Supply Ground
PLL Supply Ground
PLL Supply Voltage. Bypass V
close to the device as possible with the smallest value capacitor closest to V
Active-Low, Open-Drain Error Output. ERROR asserts low to indicate a data transfer error was
detected (parity, PRBS, or UART control channel error). ERROR is high to indicate no error detect-
ed. ERROR resets when the error registers are read for parity, control channel errors, and when
PRBS enable bit is reset for PRBS errors. Pull up to V
LVCMOS/LVTTL Control Channel UART Output
Remote Power-Up/Power-Down Select Input. Connect REM to ground for power-up to follow
V
pulled down to GND.
Data Inputs. DIN[0:7] are internally pulled down to ground.
Data Input/General Purpose Input/Output. When a serial-data word is less than 18 bits word
length, DIN_ not programmed as data input becomes GPIO (Table 22). DIN8 is internally
pulled down to ground.
No Connection. Not internally connected.
Exposed Pad for TQFN Package Only. Connect EP to ground.
CC
. Connect REM high to V
with UART/I
CCPLL
MAX9257A Pin Description (continued)
CCLVDS
CC
CC
to GND with 0.1FF and 0.001FF capacitors in parallel as close
to GNDPLL with 0.1FF and 0.001FF capacitors in parallel as
through 10kI resistor for remote power-up. REM is internally
to GNDLVDS with 0.1FF and 0.001FF capacitors in parallel
MAX9257A/MAX9258A
FUNCTION
FUNCTION
2
MAX9258A Pin Description
CCOU
C Control Channel
T with a 1kI resistor.
CC
.
CCPLL
CCLVDS
.
.