SST39VF800A-70-4C-M1Q Microchip Technology, SST39VF800A-70-4C-M1Q Datasheet
SST39VF800A-70-4C-M1Q
Specifications of SST39VF800A-70-4C-M1Q
Available stocks
Related parts for SST39VF800A-70-4C-M1Q
SST39VF800A-70-4C-M1Q Summary of contents
Page 1
... Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A SST39LF/VF200A / 400A / 800A3.0 & 2.7V 2Mb / 4Mb / 8Mb (x16) MPF memories FEATURES: • Organized as 128K x16 / 256K x16 / 512K x16 • Single Voltage Read and Write Operations – 3.0-3.6V for SST39LF200A/400A/800A – ...
Page 2
... Program operation are ignored. ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Sector/Block-Erase Operation The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by- block) basis ...
Page 3
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A The actual completion of the nonvolatile write is asynchro- nous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i ...
Page 4
... FIGURE 1: Functional Block Diagram ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Product Identification Mode Exit/ CFI Mode Exit In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accom- plished by issuing the Software ID Exit command sequence, which returns the device to the Read mode ...
Page 5
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A SST39LF/VF800A SST39LF/VF400A SST39LF/VF200A A15 A15 A15 A14 A14 A14 A13 A13 A13 A12 A12 A12 A11 A11 A11 A10 A10 A10 WE# WE# WE ...
Page 6
... CE FIGURE 4: Pin Assignments for 48-Ball WFBGA and 48-Bump XFLGA ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A TOP VIEW (balls facing down) SST39VF200A WE ...
Page 7
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A TABLE 2: Pin Description Symbol Pin Name Functions Address Inputs To provide memory addresses. During Sector-Erase sector. During Block-Erase A DQ -DQ Data Input/output To output data during Read cycles and receive input data during Write cycles. ...
Page 8
... Address for Alternate OEM extended Table (00H = none exits) 1AH 0000H 1. Refer to CFI publication 100 for more details. ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A 2nd Bus 3rd Bus Write Cycle Write Cycle 1 2 ...
Page 9
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A TABLE 6: System Interface Information for SST39LF200A/400A/800A and SST39VF200A/400A/800A Address Data Data 1 1BH 0027H V Min (Program/Erase 0030H DQ -DQ : Volts 1CH 0036H V Max (Program/Erase -DQ : Volts 1DH 0000H V min (00H = no V ...
Page 10
... Bytes = 64 KByte/block (0100H = 256) ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A N 19 Byte (13H = 19 512 KByte) N (00H = not supported Bytes (14H = 20; 2 ...
Page 11
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied ...
Page 12
... A sector- or block-level rating would result in a END higher minimum specification. ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Limits Min Max Units 30 ...
Page 13
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A AC CHARACTERISTICS TABLE 14: Read Cycle Timing Parameters V Symbol Parameter T Read Cycle Time RC T Chip Enable Access Time CE T Address Access Time AA T Output Enable Access Time CE# Low to Active Output ...
Page 14
... Block-Erase BE T Chip-Erase SCE 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter. ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Min ...
Page 15
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A ADDRESS A MS-0 CE# OE WE# HIGH-Z DQ 15-0 Note Most significant address for SST39LF/VF200A for SST39LF/VF400A and A 18 for SST39LF/VF800A FIGURE 5: Read Cycle Timing Diagram 5555 ADDRESS A MS ...
Page 16
... Note Most significant address for SST39LF/VF200A FIGURE 8: Data# Polling Timing Diagram ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A INTERNAL PROGRAM OPERATION STARTS 2AAA 5555 ADDR XX55 ...
Page 17
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A ADDRESS A MS-0 CE# T OE# WE Note Most significant address for SST39LF/VF200A FIGURE 9: Toggle Bit Timing Diagram 5555 2AAA ADDRESS A MS-0 CE# OE WE# DQ XXAA 15-0 SW0 Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met ...
Page 18
... SST39LF/VF200A can FIGURE 12: WE# Controlled Sector-Erase Timing Diagram ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A SIX-BYTE CODE FOR BLOCK-ERASE 5555 5555 2AAA XX80 XXAA XX55 SW1 SW2 ...
Page 19
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A THREE-BYTE SEQUENCE FOR SOFTWARE ID ENTRY ADDRESS A 5555 2AAA 14-0 CE# OE WE# DQ XXAA 15-0 SW0 Device ID = 2789H for SST39LF/VF200A, 2780H for SST39LF/VF400A and 2781H for SST39LF/VF800A Note: X can but no other value. ...
Page 20
... DQ XXAA 15-0 CE# OE WE# SW0 Note: X can be V FIGURE 15: Software ID Exit/CFI Exit ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A 5555 XX55 XXF0 T IDA T WHP SW1 SW2 but no other value 1117 F10.1 ...
Page 21
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A V IHT INPUT V ILT AC test inputs are driven at V (0.9 V IHT for inputs and outputs are V (0 FIGURE 16: AC Input/Output Reference Waveforms FIGURE 17: A Test Load Example ©2010 Silicon Storage Technology, Inc. ...
Page 22
... Data Sheet FIGURE 18: Word-Program Algorithm ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Start Load data: XXAAH Address: 5555H Load data: XX55H Address: 2AAAH Load data: XXA0H Address: 5555H Load Word Address/Word Data ...
Page 23
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Internal Timer Program/Erase Initiated Wait SCE Program/Erase Completed FIGURE 19: Wait Options ©2010 Silicon Storage Technology, Inc. Toggle Bit Program/Erase Initiated Read word Read same No word No Does DQ 6 match ...
Page 24
... Address: 5555H Wait T IDA Read CFI data FIGURE 20: Software ID/CFI Command Flowcharts ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Software ID Entry Command Sequence Load data: XXAAH Load data: XXAAH Address: 5555H Address: 5555H ...
Page 25
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A Chip-Erase Command Sequence Load data: XXAAH Address: 5555H Load data: XX55H Address: 2AAAH Load data: XX80H Address: 5555H Load data: XXAAH Address: 5555H Load data: XX55H Address: 2AAAH Load data: XX10H ...
Page 26
... Data Sheet PRODUCT ORDERING INFORMATION SST 39 VF 200A - XXXX - XXX ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A - 4C - B3K XXX X Environmental Attribute 1 E Package Modifier leads or balls balls or bumps (66 possible positions) Package Type B3 = TFBGA (0 ...
Page 27
... SST39VF400A-70-4I-B3KE SST39VF400A-70-4I-MAQE Valid combinations for SST39LF800A SST39LF800A-55-4C-EKE SST39LF800A-55-4C-B3KE SST39LF800A-55-4C-MAQE Valid combinations for SST39VF800A SST39VF800A-70-4C-EKE SST39VF800A-70-4C-B3KE SST39VF800A-70-4C-C1QE SST39VF800A-70-4C-M1QE SST39VF800A-70-4C-MAQE SST39VF800A-70-4I-EKE SST39VF800A-70-4I-B3KE SST39VF800A-70-4I-MAQE Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations. © ...
Page 28
... Coplanarity: 0 Maximum allowable mold flash is 0. the package ends, and 0.25 mm between leads. FIGURE 22: 48-Lead Thin Small Outline Package (TSOP) 12mm x 20mm SST Package Code: EK ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A 18.50 18.30 20.20 19.80 28 1.05 ...
Page 29
... Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A TOP VIEW 8.00 0. CORNER SIDE VIEW SEATING PLANE Note: 1. Complies with JEDEC Publication 95, MO-210, variant AB-1 , although some dimensions more stringent. 2. All linear dimensions are in millimeters. ...
Page 30
... No ball is present at A1; a gold-colored indicator is present. 5. Bump opening size is 0.29 ( 0.05 mm). FIGURE 26: 48-Bump Extremely-Thin-Profile, Fine-Pitch Land Grid Array (XFLGA) 4mm x 6mm SST Package Code: C1Q ©2010 Silicon Storage Technology, Inc. 2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash SST39LF200A / SST39LF400A / SST39LF800A SST39VF200A / SST39VF400A / SST39VF800A BOTTOM VIEW 5.00 4.00 2.50 0.08 0. ...
Page 31
... Clarified the Test Conditions for Power Supply Current and Read parameters in Table 10 on page 12 • Part number changes - see page 27 for additional information • New Micro-Package part numbers added for SST39VF400A and SST39VF800A 06 • New Micro-Package part numbers added for SST39VF400A / 800A (see page 27) 07 • ...