LFX125EC-04FN256C Lattice, LFX125EC-04FN256C Datasheet - Page 61

no-image

LFX125EC-04FN256C

Manufacturer Part Number
LFX125EC-04FN256C
Description
FPGA - Field Programmable Gate Array E-Ser139K Gt ispJTAG 1.8V -4 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFX125EC-04FN256C

Product Category
FPGA - Field Programmable Gate Array
Rohs
yes
Number Of Gates
139 K
Number Of I/os
160
Operating Supply Voltage
1.8 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
FPBGA-256
Minimum Operating Temperature
0 C
Factory Pack Quantity
450
Lattice Semiconductor
Signal Descriptions
HSImA_CDRRST, HSImB_CDRRST
HSIm_CSLOCK, HSIm_CSLOCK
sysHSI Block (Source Synchronous Mode)
SS_CLKIN0P, SS_CLKIN1P
SS_CLKIN0N, SS_CLKIN1N
SS_CLKOUT0P, SS_CLKOUT1P
SS_CLKOUT0N, SS_CLKOUT1N
CAL0, CAL1
1. x is a variable for the I/O number.
2. y is a variable for the I/O Bank.
3. z is a variable for the PLL number.
4. m is a variable for the sysHSI block number.
5. A and B refer to the sysHSI block channels.
6. 0 and 1 refer to Source Synchronous group 0 and 1
7. n is a variable for the GCLK and Input number
8. See Logic Signal Connections Table for differential pairing.
Signal Name
1
(Cont.)
Internal Signal Indicates when the CSPLL circuit is locked
Signal Type
6
Output
Output
Input
Input
Input
Input
CDR Reset
P-side of differential clock input
N-side of differential clock input
P-side of differential clock output
N-side of differential clock output
Initiates source synchronous calibration sequence
61
Description
ispXPGA Family Data Sheet

Related parts for LFX125EC-04FN256C