LFE3-95EA-6LFN672I Lattice, LFE3-95EA-6LFN672I Datasheet - Page 88
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE3-95EA-6LFN672I
Manufacturer Part Number
LFE3-95EA-6LFN672I
Description
FPGA - Field Programmable Gate Array 92K LUTs 295 I/O 1.2V -6 SPEED
Manufacturer
Lattice
Datasheet
1.LFE3-95EA-7LFN672I.pdf
(141 pages)
Specifications of LFE3-95EA-6LFN672I
Rohs
yes
Factory Pack Quantity
40
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-95EA-6LFN672I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 88 of 141
- Download datasheet (11Mb)
DLL Timing
f
f
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1. CLKOP runs at the same frequency as the input clock.
2. CLKOS minimum frequency is obtained with divide by 4.
3. This is intended to be a “path-matching” design guideline and is not a measurable specification.
Parameter
REF
FB
CLKOP
CLKOS
PJIT
DUTY
DUTYTRD
DUTYCIR
SKEW
PHASE
PWH
PWL
INSTB
LOCK
RSWD
DEL
RANGE1
RANGE4
3
1
2
Input reference clock frequency (on-chip or
off-chip)
Feedback clock frequency (on-chip or off-chip)
Output clock frequency, CLKOP
Output clock frequency, CLKOS
Output clock period jitter (clean input)
Output clock duty cycle (at 50% levels, 50% duty
cycle input clock, 50% duty cycle circuit turned
off, time reference delay mode)
Output clock duty cycle (at 50% levels, arbitrary
duty cycle input clock, 50% duty cycle circuit
enabled, time reference delay mode)
Output clock duty cycle (at 50% levels, arbitrary
duty cycle input clock, 50% duty cycle circuit
enabled, clock injection removal mode) with DLL
cascading
Output clock to clock skew between two outputs
with the same phase setting
Phase error measured at device pads between
off-chip reference clock and feedback clocks
Input clock minimum pulse width high (at 80%
level)
Input clock minimum pulse width low (at 20%
level)
Input clock period jitter
DLL lock time
Digital reset minimum pulse width (at 80% level)
Delay step size
Max. delay setting for single delay block
(64 taps)
Max. delay setting for four chained delay blocks
Description
Over Recommended Operating Conditions
3-35
Edge Clock
Primary Clock
Primary Clock < 250MHz
Primary Clock 250MHz
Edge Clock
Primary Clock < 250MHz
Primary Clock 250MHz
Edge Clock
Condition
DC and Switching Characteristics
LatticeECP3 Family Data Sheet
Min.
33.3
133
133
133
550
550
1.9
7.6
40
30
45
30
45
40
30
45
27
—
—
—
8
3
Typ.
12.4
3.1
45
—
—
—
—
—
—
—
—
—
—
—
—
+/-400
Max.
8200
17.6
500
500
500
500
200
100
500
4.4
60
70
55
70
55
60
70
55
70
—
—
—
ps p-p
cycles
Units
MHz
MHz
MHz
MHz
ps
ps
ps
ps
ps
ns
ps
ns
ns
%
%
%
%
%
%
%
%
Related parts for LFE3-95EA-6LFN672I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE3-95EA-6LFN1156C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 92K LUTs 310 I/O 1.2V -6 SPEED
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6LFN1156I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 92K LUTs 310 I/O 1.2V -6 SPEED
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6LFN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 92K LUTs 133 I/O 1.2V -6 SPEED
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6LFN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 92K LUTs 133 I/O 1.2V -6 SPEED
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-SP-EVN](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array LatticeECP3-95EA Serial Protocol Brd
Manufacturer:
Lattice
![LFE3-95EA-7FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LATTICEECP3
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE3-95EA-7FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 295I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6FN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 295I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 380I/O 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-7FN1156C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 490I/O 1156FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6FN1156I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 490I/O 1156FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-7FN1156I](/photos/40/32/403255/fn1156_tmb.jpg)
Part Number:
Description:
IC FPGA 92K LUTS 490I/O FN1156
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-6FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 380I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-7FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 380I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE3-95EA-8FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 92KLUTS 380I/O 672-BGA
Manufacturer:
Lattice
Datasheet: