LFE3-35EA-7LFN484C Lattice, LFE3-35EA-7LFN484C Datasheet - Page 5
LFE3-35EA-7LFN484C
Manufacturer Part Number
LFE3-35EA-7LFN484C
Description
FPGA - Field Programmable Gate Array 33.3K LUTs 295 I/O 1.2V -7 SPEED
Manufacturer
Lattice
Datasheet
1.LFE3-95EA-7LFN672I.pdf
(141 pages)
Specifications of LFE3-35EA-7LFN484C
Rohs
yes
Number Of Gates
33 K
Number Of Logic Blocks
72
Embedded Block Ram - Ebr
1327 Kbit
Number Of I/os
295
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
FPBGA-484
Distributed Ram
68 Kbit
Minimum Operating Temperature
0 C
Operating Supply Current
53.7 mA
Factory Pack Quantity
60
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-35EA-7LFN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 5 of 141
- Download datasheet (11Mb)
Figure 2-1. Simplified Block Diagram, LatticeECP3-35 Device (Top Level)
PFU Blocks
The core of the LatticeECP3 device consists of PFU blocks, which are provided in two forms, the PFU and PFF.
The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF
blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remain-
der of this data sheet will use the term PFU to refer to both PFU and PFF blocks.
Each PFU block consists of four interconnected slices numbered 0-3 as shown in Figure 2-2. Each slice contains
two LUTs. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs
associated with each PFU block.
JTAG
Enhanced DSP
Slices: Multiply,
Accumulate and ALU
sysCLOCK
PLLs & DLLs:
Frequency Synthesis
and Clock Alignment
sysMEM Block
RAM: 18Kbit
Programmable
Function Units:
Up to 149K LUTs
Note: There is no Bank 4 or Bank 5 in LatticeECP3 devices.
sysIO
Bank
7
sysIO Bank 6
Bank 0
sysIO
SERDES/PCS
CH 3
SERDES/PCS
CH 2
2-2
SERDES/PCS
CH 1
SERDES/PCS
Bank 1
sysIO
CH 0
LatticeECP3 Family Data Sheet
3.2Gbps SERDES
sysIO Bank 3
sysIO
Bank
2
Configuration Logic:
Dual-boot, Encryption
and Transparent Updates
On-chip Oscillator
Pre-engineered Source
Synchronous Support:
DDR3 - 800Mbps
Generic - Up to 1Gbps
Flexible sysIO:
LVCMOS, HSTL,
SSTL, LVDS
Up to 486 I/Os
Flexible Routing:
Optimized for speed
and routability
Architecture
Related parts for LFE3-35EA-7LFN484C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 33.3K LUTs 295 I/O 1.2V -7 SPEED
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 33.3K LUTs 310 I/O 1.2V -7 SPEED
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 33.3K LUTs 310 I/O 1.2V -7 SPEED
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 33.3K LUTs 133 I/O 1.2V -7 SPEED
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
33.3K LUTS, 295 I/O, 1.2V, -6 SPEED, PB-FREE
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP3™ Family 33000 Cells 65nm Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 33.3KLUTS 133I/O 256BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33.3KLUTS 133I/O 256BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33.3KLUTS 295I/O 484BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33.3KLUTS 310I/O 672BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33.3KLUTS 310I/O 672BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33.3K LUTS 310I/O FN672
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 35KLUTS 133I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 35KLUTS 133I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 33KLUTS 295I/O 484-BGA
Manufacturer:
Lattice
Datasheet: