LTC1555LEGN#TRPBF Linear Technology, LTC1555LEGN#TRPBF Datasheet - Page 5

no-image

LTC1555LEGN#TRPBF

Manufacturer Part Number
LTC1555LEGN#TRPBF
Description
IC LEVEL TRANSLATOR 16-SSOP
Manufacturer
Linear Technology
Datasheet

Specifications of LTC1555LEGN#TRPBF

Logic Function
Level Shifter
Number Of Bits
1
Input Type
Voltage
Output Type
Voltage
Number Of Channels
1
Number Of Outputs/channel
1
Differential - Input:output
No/No
Propagation Delay (max)
18ns
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SSOP
Supply Voltage
1.8 V ~ 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Rate
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC1555LEGN#TRPBFLTC1555LEGN
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC1555LEGN#TRPBFLTC1555LEGN#TR
Manufacturer:
LT
Quantity:
800
Company:
Part Number:
LTC1555LEGN#TRPBFLTC1555LEGN#TR
Manufacturer:
LT/凌特
Quantity:
20 000
Company:
Part Number:
LTC1555LEGN#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LTC1555LEGN#TRPBFLTC1555LEGN-1.8
Manufacturer:
LT
Quantity:
10 000
PIN
N/C (Pin 6): No Internal Connection.
M1 (Pin 7): Mode Control Bit 1 (see Table 1).
M0 (Pin 8): Mode Control Bit 0 (see Table 1).
GND (Pin 9): Ground for Both the SIM and the Controller.
Should be connected to the SIM GND contact as well as to
the V
bypassing is required to meet 15kV ESD specifications.
C1
C1
BLOCK DIAGRA
*Actual V
Table 1. Truth Table
+
U
(Pin 10): Charge Pump Flying Capacitor Negative Input.
(Pin 11): Charge Pump Flying Capacitor Positive Input.
IN
DV
DV
FUNCTIONS
M0
0V
0V
/controller GND. Proper grounding and supply
CC
CC
CC
will depend on the output current in this mode.
U
CONTROLLER
U
DV
DV
M1
0V
0V
V
CC
CC
CC
W
V
OPTIONAL
1.8V
BATT
C
1 F
Shutdown (V
IN
OPERATING MODE
V
M0
M1
DV
RIN
CIN
DATA
DDRV
IN
CC
V
V
V
CC
CC
CC
*
1 A
= 3V
= 5V
= V
CC
20k
IN
= 0V)
CHARGE PUMP
STEP-DOWN
CONVERTER
STEP-UP/
DC/DC
UVLO
C1
0.1 F
+
V
2.6V and 6V. There is no power-up sequencing require-
ment for V
V
to the SIM V
mined by the M0-M1 pins (see Table 1). V
to GND during shutdown (M0, M1 = 0V). A 2.2 F low ESR
ouptut capacitor should connect close to the V
I/O (Pin 14): SIM Side I/O Pin. The pin is an open drain
output with a nominal pull-up resistance of 10k
should be connected to the SIM I/O contact. The SIM card
must sink up to 1mA max when driving the I/O pin low due
to the internal pull-up resistors on the I/O and DATA pins.
The I/O pin is held active low during shutdown.
RST (Pin 15): Level Shifted Reset Output Pin. Should be
connected to the SIM RST contact.
CLK (Pin 16): Level Shifted Clock Output Pin. Should be
connected to the SIM CLK contact. Careful trace routing is
recommended due to fast rise and fall edge speeds.
C1
IN
CC
(Pin 12): Charge Pump Input Pin. May be between
(Pin 13): SIM Card V
10k
LTC1555L
GND
RST
V
CLK
IN
I/O
CC
CC
with respect to DV
contact. The V
C
2.2 F
OUT
CC
V
RST
CLK
I/O
GND
CC
Output. Should be connected
SIM
CC
CC
output voltage is deter-
.
1555L BD
LTC1555L
CC
is discharged
CC
pin.
5
and

Related parts for LTC1555LEGN#TRPBF