STM32F373VCH6 STMicroelectronics, STM32F373VCH6 Datasheet - Page 89

no-image

STM32F373VCH6

Manufacturer Part Number
STM32F373VCH6
Description
ARM Microcontrollers - MCU 32-Bit ARM Cortex M4 72MHz 256kB MCU FPU
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F373VCH6

Product Category
ARM Microcontrollers - MCU
Rohs
yes
Core
ARM Cortex M4F
Processor Series
STM32F373xx
Data Bus Width
32 bit
Maximum Clock Frequency
72 MHz
Program Memory Size
256 KB
Data Ram Size
32 KB
On-chip Adc
Yes
Operating Supply Voltage
1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
BGA-100
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F373VCH6
Manufacturer:
STMicroelectronics
Quantity:
416
Part Number:
STM32F373VCH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F373VCH6
Manufacturer:
ST
0
STM32F37x
6.3.16
Table 56.
1. The I
2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
4. The device must internally provide a hold time of at least 120ns for the SDA signal in order to bridge the undefined region
t
w(STO:STA)
Symbol
t
t
t
t
t
w(SCLH)
w(SCLL)
t
su(SDA)
t
su(STO)
I2Cx_TIMING register is correctly programmed (Refer to reference manual). These characteristics are not tested in
production.
of the falling edge of SCL.
of the falling edge of SCL.
t
t
t
t
su(STA)
h(SDA)
r(SDA)
h(STA)
r(SCL)
f(SDA)
f(SCL)
C
b
2
C characteristics are the requirements from I
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
SDA and SCL fall time
Start condition hold time
Repeated Start condition
setup time
Stop condition setup time
Stop to Start condition time
(bus free)
Capacitive load for each bus
line
Communications interfaces
I
Unless otherwise specified, the parameters given in
performed under ambient temperature, f
summarized in
The I
the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-
drain. When configured as open-drain, the PMOS connected between the I/O pin and V
disabled, but is still present.
The I
characteristics
and SCL) .
I
2
2
C characteristics
C interface characteristics
2
2
C interface meets the requirements of the standard I
C characteristics are described in
Parameter
for more details on the input/output alternate function characteristics (SDA
Table
(1)
22.
Standard mode
Min
250
0
4.7
4.0
4.0
4.7
4.0
4.7
Doc ID 022691 Rev 3
(2)
2
C bus specification rev03. They are guaranteed by design when
3450
1000
Max
300
400
PCLK1
Table
(3)
frequency and V
56. Refer also to
Min
100
0
1.3
0.6
0.6
0.6
0.6
1.3
Fast mode
(2)
Table 56
900
Max
300
300
400
2
C communication protocol with
(3)
are derived from tests
DD
Section 6.3.14: I/O port
Electrical characteristics
supply voltage conditions
Fast mode Plus
0.26
0.26
0.26
0.26
Min
0
0.5
0.5
50
(4)
450
Max
120
120
550
(3)
89/128
Unit
DD
s
s
pF
µs
ns
µs
is

Related parts for STM32F373VCH6