M4-96/48-10VI Lattice, M4-96/48-10VI Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
M4-96/48-10VI
Manufacturer Part Number
M4-96/48-10VI
Description
CPLD - Complex Programmable Logic Devices Use ispMACH 4000V
Manufacturer
Lattice
Datasheet
1.M4A5-19296-10VNI.pdf
(62 pages)
Specifications of M4-96/48-10VI
Product Category
CPLD - Complex Programmable Logic Devices
Memory Type
EEPROM
Number Of Macrocells
96
Maximum Operating Frequency
182 MHz
Delay Time
10 ns
Number Of Programmable I/os
48
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
20
Factory Pack Quantity
90
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
Input Switch Matrix
The input switch matrix (Figures 12 and 13) optimizes routing of inputs to the central switch matrix.
Without the input switch matrix, each input and feedback signal has only one way to enter the central switch
matrix. The input switch matrix provides additional ways for these signals to enter the central switch matrix.
From Input Cell
17466G-002
17466G-003
Figure 12. ispMACH 4A with 2:1 Macrocell-I/O Cell
Figure 13. ispMACH 4A with 1:1 Macrocell-I/O Cell
Ratio - Input Switch Matrix
Ratio - Input Switch Matrix
18
ispMACH 4A Family