dsPIC33FJ09GS302-E/SP Microchip Technology, dsPIC33FJ09GS302-E/SP Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
dsPIC33FJ09GS302-E/SP
Manufacturer Part Number
dsPIC33FJ09GS302-E/SP
Description
Digital Signal Processors & Controllers - DSP, DSC 40 MIPS 9 KB FL 1024Bytes RAM SMPS
Manufacturer
Microchip Technology
Datasheet
1.DSPIC33FJ09GS302-ISP.pdf
(52 pages)
Specifications of dsPIC33FJ09GS302-E/SP
Rohs
yes
Core
dsPIC33F
Data Bus Width
16 bit
Program Memory Size
9 KB
Data Ram Size
1 KB
Device Million Instructions Per Second
40 MIPs
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 125 C
Package / Case
PDIP-28
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
Product
DSCs
dsPIC33F DEVICES WITH VOLATILE CONFIGURATION BITS
TABLE 5-1:
DS70659B-page 28
4-bit Control
Step 1: Exit the Reset vector.
Step 2: Set the NVMCON to erase all executive memory.
Step 3: Initiate the TBLPAG register for executive memory.
Step 4: Initiate the erase cycle.
Step 5: Wait for Bulk Erase operation to complete and make sure the WR bit is clear.
Code
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
—
SERIAL INSTRUCTION EXECUTION FOR ERASING EXECUTIVE MEMORY
040200
040200
000000
2404FA
883B0A
200800
880191
A8E761
000000
000000
000000
000000
(Hex)
Data
—
GOTO
GOTO
NOP
MOV
MOV
MOV
MOV
BSET
NOP
NOP
NOP
NOP
Externally time ‘P11’ ms (see
Requirements”) to allow sufficient time for the Bulk Erase operation to complete.
0x200
#0x404F, W10
W10, NVMCON
#0x80, W1
W1, TBLPAG
NVMCON, #WR
0x200
Section 9.0 “AC/DC Characteristics and Timing
Description
© 2011 Microchip Technology Inc.