LCMXO640E-4T100C Lattice, LCMXO640E-4T100C Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO640E-4T100C
Manufacturer Part Number
LCMXO640E-4T100C
Description
CPLD - Complex Programmable Logic Devices 640 LUTs 74 IO 1.2V -4 Spd
Manufacturer
Lattice
Datasheet
1.LCMXO1200C-5TN100C.pdf
(96 pages)
Specifications of LCMXO640E-4T100C
Memory Type
SRAM
Number Of Macrocells
320
Maximum Operating Frequency
550 MHz
Delay Time
4.2 ns
Number Of Programmable I/os
74
Operating Supply Voltage
1.2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Factory Pack Quantity
450
Supply Current
14 mA
Supply Voltage - Max
1.26 V
Supply Voltage - Min
1.14 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO640E-4T100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
There are 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent Slice/PFU).
There are 7 outputs: 6 to the routing and one to the carry-chain (to the adjacent Slice/PFU). Table 2-1 lists the sig-
nals associated with each Slice.
Figure 2-5. Slice Diagram
Table 2-1. Slice Signal Descriptions
1. See Figure 2-4 for connection details.
2. Requires two PFUs.
Function
Control Signals
selected and
inverted per
Slice in routing
Notes:
Some inter-Slice signals are not shown.
* Only PFUs at the edges have fast connections to the I/O cell.
Output
Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
From
Routing
Inter-PFU signal
Inter-PFU signal
Multi-purpose
Control signal
Control signal
Control signal
Data signals
Data signals
Data signals
Data signals
Data signal
Data signal
CLK
LSR
Type
M1
M0
CE
C1
D1
C0
D0
A1
B1
A0
B0
A0, B0, C0, D0 Inputs to LUT4
A1, B1, C1, D1 Inputs to LUT4
Signal Names
To Adjacent Slice/PFU
From Adjacent Slice/PFU
Q0, Q1
M0/M1
F0, F1
OFX0
OFX1
FCIN
FCO
LSR
CLK
CE
LUT4 &
CARRY
LUT4 &
CARRY
CO
CO
CI
CI
SUM
SUM
F
F
Multipurpose Input
Clock Enable
Local Set/Reset
System Clock
Fast Carry In
LUT4 output register bypass signals
Register Outputs
Output of a LUT5 MUX
Output of a LUT6, LUT7, LUT8
Fast Carry Out
2-4
OFX0
Expansion
LUT
Mux
1
1
Slice
D
D
Description
Latch
Latch
FF/
FF/
MachXO Family Data Sheet
2
MUX depending on the Slice
OFX1
F1
OFX0
F0
Q0
Fast Connection
to I/O Cell*
Q1
Fast Connection
to I/O Cell*
Architecture
To
Routing