LCMXO2280C-5FTN256C Lattice, LCMXO2280C-5FTN256C Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO2280C-5FTN256C
Manufacturer Part Number
LCMXO2280C-5FTN256C
Description
CPLD - Complex Programmable Logic Devices 2280 LUTS 211 I/O
Manufacturer
Lattice
Datasheet
1.LCMXO1200C-5TN100C.pdf
(96 pages)
Specifications of LCMXO2280C-5FTN256C
Rohs
yes
Memory Type
SRAM
Number Of Macrocells
1140
Delay Time
3.6 ns
Number Of Programmable I/os
211
Operating Supply Voltage
1.8 V, 2.5 V, 3.3 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Package / Case
CSBGA-132
Mounting Style
SMD/SMT
Factory Pack Quantity
450
Supply Current
23 mA
Supply Voltage - Max
3.465 V
Supply Voltage - Min
1.71 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO2280C-5FTN256C
Manufacturer:
Lattice
Quantity:
30
Company:
Part Number:
LCMXO2280C-5FTN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LCMXO2280C-5FTN256C-4I
Manufacturer:
TI
Quantity:
286
Introduction
Lattice Semiconductor
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
®
The ispLEVER
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2