AT27C010-70P Atmel, AT27C010-70P Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT27C010-70P
Manufacturer Part Number
AT27C010-70P
Description
EPROM 1M bit
Manufacturer
Atmel
Type
OTPr
Datasheet
1.AT27C010-70P.pdf
(13 pages)
Specifications of AT27C010-70P
Product Category
EPROM
Memory Size
1 Mbit
Organization
128 K x 8
Interface Type
Parallel
Operating Current
25 mA
Programming Voltage
13 V
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Package / Case
PDIP-32
Access Time
70 ns
Minimum Operating Temperature
- 40 C
Output Enable Access Time
30 ns
Supply Voltage - Min
4.5 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT27C010-70PC
Manufacturer:
HIT
Quantity:
6 218
Company:
Part Number:
AT27C010-70PI
Manufacturer:
NS
Quantity:
3
Company:
Part Number:
AT27C010-70PU
Manufacturer:
ATMEL
Quantity:
43 200
Part Number:
AT27C010-70PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
2.
3.
2
Pin configurations
s
System considerations
Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless
accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance.
At a minimum, a 0.1µF, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This
capacitor should be connected between the V
Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic
capacitor should be utilized, again connected between the V
close as possible to the point where the power supply is connected to the array.
Figure 3-1.
Pin name
A0 - A16
O0 - O7
CE
OE
PGM
NC
Atmel AT27C010
Block diagram
Function
Addresses
Outputs
Chip enable
Output enable
Program strobe
No connect
O0
A7
A6
A5
A4
A3
A2
A1
A0
5
6
7
8
9
10
11
12
13
CC
32-lead PLCC
and ground terminals of the device, as close to the device as possible.
Top view
CC
and ground terminals. This capacitor should be positioned as
29
28
27
26
25
24
23
22
21
A14
A13
A8
A9
A11
OE
A10
CE
O7
GND
VPP
A16
A15
A12
O0
O1
O2
A7
A6
A5
A4
A3
A2
A1
A0
32-lead PDIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Top view
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
PGM
NC
A14
A13
A8
A9
A11
OE
A10
CE
O7
O6
O5
O4
O3
0321N–EPROM–4/11