FM3164-STR Ramtron, FM3164-STR Datasheet
FM3164-STR
Related parts for FM3164-STR
FM3164-STR Summary of contents
Page 1
... This is a product in pre-production phase of development. Device characterization is complete and Ramtron does not expect to change the specifications. Ramtron will issue a Product Change Notice if any specification changes are made. Rev. 2.3 Oct ...
Page 2
... Reset Threshold 2.7-5.5V 2.6V, 2.9, 3.9, 4.4V 2.7-5.5V 2.6V, 2.9, 3.9, 4.4V 2.7-5.5V 2.6V, 2.9, 3.9, 4.4V 2.7-5.5V 2.6V, 2.9, 3.9, 4.4V FM3104/16/64/256 Function Event Counter Inputs Device Select inputs Clock Calibration and Early Power-Fail Output Reset Input/Output Early Power-fail Input Crystal Connections Serial Data Serial Clock Battery-Backup Supply Supply Voltage Ground Ordering Part Number FM31256-G FM3164-G FM3116-G FM3104-G Page ...
Page 3
A1, A0 Interface SCL SDA LockOut RST PFI + - CAL/PFO - 2.5V + VDD VBAK Pin Descriptions Pin Name Type Pin Description A0, A1 Input Device select inputs are used to address multiple memories on a serial bus. ...
Page 4
Overview The FM31xx family combines a serial nonvolatile RAM with a real-time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and ...
Page 5
V VTP1 VTP0 The watchdog timer can also be used to assert the reset signal (/RST). The watchdog is a free running programmable timer. The period can ...
Page 6
The voltage on the PFI input pin is compared to an onboard 1.2V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a low state. The comparator has 100 mV (max) ...
Page 7
W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when ...
Page 8
Calibration When the CAL bit in a register 00h is set to 1, the clock enters calibration mode. In calibration mode, the CAL/PFO output pin is dedicated to the calibration function and the power fail output is temporarily unavailable. Calibration ...
Page 9
14 511.9700 511.9678 15 511.9678 511.9656 16 511.9656 511.9633 17 511.9633 511.9611 18 511.9611 511.9589 19 511.9589 511.9567 20 511.9567 511.9544 21 511.9544 511.9522 22 511.9522 511.9500 23 511.9500 511.9478 24 511.9478 511.9456 25 511.9456 511.9433 26 511.9433 511.9411 27 ...
Page 10
Register Map The RTC and processor companion functions are accessed via 25 special function registers mapped to a separate 2- wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A ...
Page 11
Register Description Address Description 18h Serial Number Byte SN.63 SN.62 Upper byte of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile. 17h Serial Number Byte SN.55 SN.54 Byte 6 of the serial ...
Page 12
Event Counter Control Read Counter. Setting this bit to 1 takes a snapshot of the four counters bytes allowing the system to read the values without missing count events. The RC bit will be ...
Page 13
Watchdog Restart & Flags D7 D6 WTR POR WTR Watchdog Timer Reset Flag: When the /RST signal is activated by the watchdog the WTR bit will be set must be cleared by the user. Note that ...
Page 14
CAL/Control D7 D6 OSCEN Reserved /OSCEN /Oscillator Enable. When set to 1, the oscillator is halted. When set to 0, the oscillator runs. Disabling the oscillator can save battery power during storage power-up without battery, this bit ...
Page 15
Two-wire Interface The FM31xx employs an industry standard two-wire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears ...
Page 16
Slave Address The first byte that the FM31xx expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction ...
Page 17
Start th or Stop condition prior to the 8 data bit. The figures Start By Master S Slave Address By FM31xxx Start By ...
Page 18
To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. ...
Page 19
... Addressing FRAM Array in the FM31xx Family The FM31xx family includes 256Kb, 64Kb, 16Kb, and 4Kb memory densities. The following 2-byte address field is shown for each density. Table 4. Two-Byte Memory Address st Part # 1 FM31256 x A14 A13 FM3164 FM3116 FM3104 Rev ...
Page 20
Electrical Specifications Absolute Maximum Ratings Symbol V Power Supply Voltage with respect Voltage on any signal pin with respect Backup Supply Voltage BAK T Storage Temperature STG T Lead Temperature (Soldering, 10 ...
Page 21
DC Operating Conditions, continued Symbol Parameter R Input Resistance (pulldown) IN A1-A0 for max IN IL A1-A0 for min Power Fail Input Reference Voltage PFI V Power Fail Input (PFI) Hysteresis ...
Page 22
Supervisor Timing A Symbol Parameter t /RST Active (low) after V RPU t V < V noise immunity RNR Rise Time Fall Time ...
Page 23
AC Test Conditions Input Pulse Levels Input rise and fall times Input and output timing levels Diagram Notes All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. ...
Page 24
... Example: FM31256, “Green” SOIC package, Year 2006, Work Week 30 Rev. 2.3 Oct. 2006 6.00 ± 0.20 3.90 0.13 ± 2.00 1.35 1.75 0.10 mm 0.10 0.25 XXXX= part number, P= package type (-S, -G) LLLLLLL= lot code RIC=Ramtron Int’l Corp, YY=year, WW=work week FM31256-G A60003S RIC 0630 FM3104/16/64/256 Recommended PCB Footprint . . . 7.70 3. 0.65 1.27 0.25 0.50 0. ...
Page 25
Revision History Revision Date Summary 0.2 5/22/03 Initial release. 0.21 11/25/03 Fixed package drawing dimensions. 1.0 3/30/04 Changed product status to Preliminary. Added V Operating table. Changed V 1.0a 4/27/04 Changed V created additional I 2.0 10/25/04 Changed to Pre-Production ...