ATMEGA8-16AI SL383 Atmel, ATMEGA8-16AI SL383 Datasheet - Page 133

• Manufacturer Part Number: ATMEGA8-16AI SL383
• Description: Semiconductors and Actives, Microprocessors, Microcontrollers
• Manufacturer: Atmel

USART
Overview
2486W–AVR–02/10
The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a
highly-flexible serial communication device. The main features are:
•
•
•
•
•
•
•
•
•
•
•
•
A simplified block diagram of the USART Transmitter is shown in
Registers and I/O pins are shown in bold.
Figure 61. USART Block Diagram
Note:
Full Duplex Operation (Independent Serial Receive and Transmit Registers)
Asynchronous or Synchronous Operation
Master or Slave Clocked Synchronous Operation
High Resolution Baud Rate Generator
Supports Serial Frames with 5, 6, 7, 8, or 9 Databits and 1 or 2 Stop Bits
Odd or Even Parity Generation and Parity Check Supported by Hardware
Data OverRun Detection
Framing Error Detection
Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
Multi-processor Communication Mode
Double Speed Asynchronous Communication Mode
1. Refer to
USART pin placement.
“Pin Configurations” on page
UCSRA
TRANSMIT SHIFT REGISTER
RECEIVE SHIFT REGISTER
BAUD RATE GENERATOR
UDR (Transmit)
UDR (Receive)
UBRR[H:L]
(1)
2,
UCSRB
Table 30 on page
GENERATOR
SYNC LOGIC
RECOVERY
RECOVERY
CHECKER
PARITY
CLOCK
PARITY
DATA
OSC
Clock Generator
Figure
64, and
CONTROL
CONTROL
CONTROL
CONTROL
CONTROL
Transmitter
PIN
PIN
PIN
RX
TX
Receiver
UCSRC
61. CPU accessible I/O
ATmega8(L)
Table 29 on page 64
XCK
TxD
RxD
133
for