AT45DB011B-SI-SL383 Atmel, AT45DB011B-SI-SL383 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT45DB011B-SI-SL383
Manufacturer Part Number
AT45DB011B-SI-SL383
Description
Manufacturer
Atmel
Datasheet
1.AT45DB011BSC.pdf
(32 pages)
Input Test Waveforms and Measurement Levels
Output Test Load
AC Waveforms
Waveform 1 – Inactive Clock Polarity Low and SPI Mode 0
Waveform 2 – Inactive Clock Polarity High and SPI Mode 3
14
AT45DB011B
SCK
SCK
CS
SO
CS
SO
SI
SI
HIGH IMPEDANCE
HIGH Z
Two different timing diagrams are shown below. Waveform 1 shows the SCK signal being low
when CS makes a high-to-low transition, and Waveform 2 shows the SCK signal being high
when CS makes a high-to-low transition. Both waveforms show valid timing diagrams. The
setup and hold times for the SI signal are referenced to the low-to-high transition on the SCK
signal.
Waveform 1 shows timing that is also compatible with SPI Mode 0, and Waveform 2 shows
timing that is compatible with SPI Mode 3.
t
CSS
t
t
SU
t
V
CSS
t
t
SU
R
, t
F
VALID IN
t
< 3 ns (10% to 90%)
WL
DRIVING
LEVELS
VALID IN
AC
VALID OUT
t
WH
t
0.45V
WH
2.4V
t
t
V
HO
t
H
DEVICE
UNDER
TEST
t
H
t
WL
VALID OUT
2.0
0.8
30 pF
t
HO
AC
MEASUREMENT
LEVEL
t
CSH
t
CSH
t
HIGH IMPEDANCE
t
HIGH IMPEDANCE
t
t
DIS
DIS
CS
CS
1984J–DFLASH–06/06