MSM6222 OKI [OKI electronic componets], MSM6222 Datasheet - Page 13

• Manufacturer Part Number: MSM6222
• Description: DOT MATRIX LCD CONTROLLER WITH 16-DOT COMMON DRIVER AND 40-DOT SEGMENT DRIVER
• Manufacturer: OKI [OKI electronic componets]

¡ Semiconductor
Busy Flag (BF)
Address Counter (ADC)
FUNCTIONAL DESCRIPTION
Instruction Register (IR) and Data Register (DR)
operation.
and also for the cursor display.
after deciding whether it is DD RAM or CG RAM, the address code is transferred from IR
to ADC. After writing (reading) the display data to (from) the DD RAM or CG RAM, the
ADC is incremented (decremented) by 1 internally.
BF = "L".
When the busy flag is at "H", it indicates that the MSM6222B-xx is engaged in internal
When the busy flag is at "H", any new instruction is ignored.
When R/W = "H" and RS = "L", the busy flag is output from DB
New instruction should be input when busy flag is "L" level.
When the busy flag is at "H", the output code of the address counter (ADC) is undefined.
The address counter (ADC) allocates the address for the DD RAM and CG RAM write/read
When the instruction code for a DD RAM address or CG RAM address setting is input to IR,
The data of the ADC is output to DB
These two registers are selected by the REGISTER SELECTOR (RS) pin.
The DR is selected when the "H" level is input to the RS pin and IR is selected when the "L"
level is input.
The IR is used to store the address of the display data RAM (DD RAM) or character
generator RAM (CG RAM) and instruction code.
The IR can be written, but not be read by the microcomputer (CPU).
The DR is used to write and read the data to and from the DD RAM or CG RAM.
The data written to DR by the CPU is automatically written to the DD RAM or CG RAM
as an internal operation.
When an address code is written to IR, the data (of the specified address) is automatically
transferred from the DD RAM or CG RAM to the DR. Next, when the CPU reads the DR,
it is possible to verify DD RAM or CG RAM data from the DR data.
After the writing of DR by the CPU, the next adress in the DD RAM or CG RAM is selected
to be ready for the next CPU writing.
Likewise, after the reading out of DR by the CPU, DD RAM or CG RAM data is read out
by the DR to be ready for the next CPU reading.
Write/read to and from both registers is carried out by the READ/WRITE (R/W) pin.
R/W
H
H
L
L
RS
H
H
L
L
Table 1 RS and R/W pins functions
IR write
Read of busy flag (BF) and address counter (ADC)
DR write
DR read
0
- DB
6
on the conditions that R/W = "H", RS = "L", and
Function
7
.
MSM6222B-xx
13/45