MX23L6412 MCNIX [Macronix International], MX23L6412 Datasheet

no-image

MX23L6412

Manufacturer Part Number
MX23L6412
Description
SEQUENTIAL 64M-BIT MASK ROM
Manufacturer
MCNIX [Macronix International]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MX23L6412
Manufacturer:
HAMAMATSU
Quantity:
100
ORDER INFORMATION
GENERAL DESCRIPTION
The product is a 64M bits (4M x 16) mask ROM
composed of 16K pages, and each consists of 256 words
memory cell array. This mask ROM has a 16 bit address
input / data output bus (AD0~AD15), two address latch
enable pins (high : ALEH, low : ALEL), a read strobe
(RD).
There are 3 modes, Stand-by mode, Active mode, and
Address input mode. Stand-by mode is a non-operating
state, and has the smallest current dissipation. Active
mode is an operating state, and data output is possible.
Address input mode is a state of address input.
Address input is through AD bus when ALEL is high.
The high and low 16 bit addresses are latched at
ALEH’sand ALEL falling edges. As for high 16 bit ad-
dress, A0~A6 are through 7 bit address register, A7~A15
FEATURES
• Bit organization
• Sequential access at 200ns cycle time in a page
• Asynchronous chip enable input (ALEH, ALEL)
• Access time
P/N:PM0652
Part No.
MX23L6412TC-20
- 4M x 16 (word mode only)
- 256 words/page
- Total 16K pages
- Read latency time: 950ns
- Read cycle time: 200ns
- RD access time: 150ns
Read Cycle Time
200ns
32 pin TSOP
Package
1
• Current
• Supply voltage
• Package
are not used internally. As for low 16 bit address, A1~A8
are through 8 bit address counter, A9~A15 are through 7
bit address register, and A0 are not used internally. High
address input must be done before low address input,
and both address inputs are needed for page change or
address change in a same page. After address inputs,
CE goes high at ALEH falling edge and RD doesn't toggle,
the ROM is in stand-by mode.
After ROM turned into Active mode from Address input
mode, it takes tL time to read. In a page, sequential
read access is possible at tCYC cycle time. Sequential
read operation (increment of internal address counter) is
done at every falling edge of RD. At the end of a page,
internal address counter raps around to the beginning of
the page.
- Operating:25mA(max.)
- Address input:2mA(max.)
- Standby:20uA(max.)
- 3.0V~3.6V
- 32 pin TSOP
SEQUENTIAL 64M-BIT MASK ROM
MX23L6412
REV. 1.5, MAR. 11, 2003

Related parts for MX23L6412

MX23L6412 Summary of contents

Page 1

... Address input is through AD bus when ALEL is high. The high and low 16 bit addresses are latched at ALEH’sand ALEL falling edges. As for high 16 bit ad- dress, A0~A6 are through 7 bit address register, A7~A15 P/N:PM0652 MX23L6412 SEQUENTIAL 64M-BIT MASK ROM • Current - Operating:25mA(max.) - Address input:2mA(max.) - Standby:20uA(max.) • ...

Page 2

... Enable CE Reg. Address Register Address Register Address Presettable Counter Enable Clock 2 MX23L6412 Pin Function Address Input / Data Output Address Latch Enable High Address Latch Enable Low Chip Enable Input Read Strobe Input Power Supply Pin Ground Pin No Connection ALEL RD AD Bus ...

Page 3

... Cycle = 100ns, VIN = VIH or VIL, address input mode - 20uA Cycle = 200ns, VIN = VCC 0. 0.3V,stand-by mode - 12pF 5MHz, VIN = 0V - 12pF 5MHz, VOUT = 0V MIN. MAX. 70ns 70ns 30ns 0 950ns 200ns 50ns 0ns 150ns 50ns 0 40ns 0 3 MX23L6412 Conditions REV. 1.5, MAR. 11, 2003 ...

Page 4

... AD[0:15 Standby Mode (1) ALEL ALEH CE (2) ALEL (Low) ALEH CE P/N:PM0652 Active Mode tL tCYC tRDH tOH tRD D0 D1 tDF Active Mode CE Latch tALES tCEH tCES Active Mode CE Latch tALES 4 MX23L6412 Standby Mode tALED Standby Mode REV. 1.5, MAR. 11, 2003 ...

Page 5

... AC Test Conditions INPUT OUTPUT * Input Rise and Fall Times : <10ns * Output Load : 1TTL+100pF (without active current loading) P/N:PM0652 2.4V 2.4V TEST POINTS 0.4V 0.4V 2.0V 2.0V TEST POINTS 0.8V 0.8V 5 MX23L6412 REV. 1.5, MAR. 11, 2003 ...

Page 6

... PACKAGE INFORMATION P/N:PM0652 MX23L6412 6 REV. 1.5, MAR. 11, 2003 ...

Page 7

... To revise the CE setup time tCES as 50ns(min.) instead of 30ns 1.2 Modify Access time--Read latency time:1000ns--->950 Add Package Information 1.3 Change Standby Current:500uA(max.)--->20uA(max.) 1.4 Add Standby Mode Timing Diagram 1.5 To modify Package Information P/N:PM0652 MX23L6412 PAGE P3 P1,3 P5 P1,3 P2 DATE JUL/26/1999 OCT/13/2000 AUG/17/2001 ...

Page 8

... MX23L6412 MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice. ...

Related keywords