MX27C1000ATC-90 MCNIX [Macronix International], MX27C1000ATC-90 Datasheet - Page 2

• Manufacturer Part Number: MX27C1000ATC-90
• Description: 1M-BIT [128K x 8] CMOS EPROM
• Manufacturer: MCNIX [Macronix International]

ADDRESS
P/N: PM0733
FUNCTIONAL
THE PROGRAMMING OF THE MX27C1000A
When the MX27C1000A is delivered, or it is erased,
the chip has all 1M bits in the "ONE" or HIGH state.
"ZEROs" are loaded into the MX27C1000 through the
procedure of programming.
For programming, the data to be programmed is applied
with 8 bits in parallel to the data pins.
Vcc must be applied simultaneously or before Vpp, and
removed simultaneously or after Vpp.
programming an MXIC OTP ROM, a 01.uF capacitor
is required across Vpp and ground to suppress spurious
voltage transients which may damage the device.
FAST PROGRAMMING
The device is set up in the fast programming mode when
the programming voltage VPP = 12.75V is applied, with
VCC = 6.25 V and PGM = VIL(or OE = VIH) (Algorithm
is shown in Figure 1). The programming is achieved
by applying a single TTL low level 10us pulse to the
PGM input after addresses and data line are stable. If
the data is not verified, an additional pulse is applied
for a maximum of 25 pulses. This process is repeated
while sequencing through each address of the device.
When the programming mode is completed, the data in
all address is verified at VCC = VPP = 5V ± 10%.
BLOCK DIAGRAM
INPUTS
A0~A16
GND
VCC
PGM
OE
CE
.
.
.
.
.
.
.
.
Y-DECODER
X-DECODER
VPP
CONTROL
LOGIC
DESCRIPTION
.
.
.
.
.
.
.
.
Y-SELECT
MAXTRIX
BUFFERS
OUTPUT
1M BIT
CELL
When
Q0~Q17
2
PROGRAM INHIBIT MODE
Programming of multiple MX27C1000As in parallel with
different data is also easily accomplished by using the
Program Inhibit Mode. Except for CE and OE, all like
inputs of the parallel MX27C1000A may be common.
A TTL low-level program pulse applied to an
MX27C1000A CE input with VPP = 12.5 ± 0.5 V and
PGM LOW will program that MX27C1000A. A high-level
CE input inhibits the other MX27C1000As from being
programmed.
PROGRAM VERIFY MODE
Verification should be performed on the programmed bits
to determine that they were correctly programmed. The
verification should be performed with OE and CE at VIL,
PGM at VIH, and VPP at its programming voltage.
AUTO IDENTIFY MODE
The auto identify mode allows the reading out of a binary
code from an EPROM that will identify its manufacturer
and device type. This mode is intended for use by
programming equipment for the purpose of automatically
matching the device to be programmed with its
corresponding programming algorithm. This mode is
functional in the 25°C ± 5° C ambient temperature range
that is required when programming the MX27C1000A.
To activate this mode, the programming equipment must
force 12.0 ± 0.5 V on address line A9 of the device.
Two identifier bytes may then be sequenced from the
device outputs by toggling address line A0 from VIL to
VIH. All other address lines must be held at VIL during
auto identify mode.
Byte 0 ( A0 = VIL) represents the manufacturer code,
and byte 1 (A0 = VIH), the device identifier code. For
the MX27C1000A, these two identifier bytes are given
in the Mode Select Table. All identifiers for manufacturer
and device codes will possess odd parity, with the MSB
(DQ7) defined as the parity bit.
READ MODE
The MX27C1000A has two control functions, both of
which must be logically satisfied in order to obtain data
at the outputs. Chip Enable (CE) is the power control
and should be used for device selection. Output Enable
MX27C1000A
REV. 1.3, AUG. 27, 2003