ADE7752BARW AD [Analog Devices], ADE7752BARW Datasheet - Page 7

• Manufacturer Part Number: ADE7752BARW
• Description: Polyphase Energy Metering IC with Pulsed Output
• Manufacturer: AD [Analog Devices]

Preliminary Technical Data
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions
Pin No.
1
2
3
4
5, 6;
7, 8;
9, 10
11
12
13, 14, 15,
16
17
18
19
Mnemonic
CF
DGND
V
REVP
IAP, IAN;
IBP, IBN;
ICP, ICN
AGND
REF
VN, VCP, VBP, VAP
ABS
SCF
CLKIN
DD
IN/OUT
Description
Calibration Frequency Logic Output. The CF logic output gives instantaneous active power information.
This output is intended to be used for calibration purposes.
This provides the ground reference for the digital circuitry in the ADE7752B, that is, multiplier, filters,
and digital-to-frequency converter. Because the digital return currents in the ADE7752B are small, it is
acceptable to connect this pin to the analog ground plane of the whole system.
Power Supply. This pin provides the supply voltage for the digital circuitry in the ADE7752B. The supply
voltage should be maintained at 5 V ± 5% for specified operation. This pin should be decoupled to
DGND with a 10 μF capacitor in parallel with a 100 nF ceramic capacitor.
This logic output goes logic high when negative power is detected on the sum of the three phase
powers. This output is not latched and resets when positive power is once again detected (see the
Negative Power Information section).
Analog Inputs for Current Channels. These channels are intended for use with current transducers and
are referenced in this document as current channels. These inputs are fully differential voltage inputs
with maximum differential input signal levels of ±0.5 V (see the Analog Inputs section). Both inputs
have internal ESD protection circuitry; in addition, an overvoltage of ±6 V can be sustained on these
inputs without risk of permanent damage.
This pin provides the ground reference for the analog circuitry in the ADE7752B (ADCs and reference).
This pin should be tied to the analog ground plane or the quietest ground reference in the system. This
quiet ground reference should be used for all analog circuitry, such as, anti-aliasing filters and current
and voltage transducers. To keep ground noise around the ADE7752B to a minimum, the quiet ground
plane should only connect to the digital ground plane at one point. It is acceptable to place the entire
device on the analog ground plane.
This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of
2.4 V ±8% and a typical temperature coefficient of 25 ppm/°C. An external reference source can also be
connected at this pin. In either case, this pin should be decoupled to AGND with a 1 μF ceramic
capacitor.
Analog Inputs for the Voltage Channels. These channels are intended for use with voltage transducers
and are referenced in this document as voltage channels. These inputs are single-ended voltage inputs
with a maximum signal level of ±0.5 V with respect to VN for specified operation. All inputs have
internal ESD protection circuitry; in addition, an overvoltage of ±6 V can be sustained on these inputs
without risk of permanent damage.
This logic input is used to select the method by which the three active energies from each phase are
summed. It selects between the arithmetical sum of the three energies (ABS logic high) or the sum of
the absolute values (ABS logic low). See the Mode Selection of the Sum of the Three Active Energies
section.
Select Calibration Frequency. This logic input is used to select the frequency on the calibration output
CF. Table 7 shows how the calibration frequencies are selected.
Master Clock for the ADCs and Digital Signal Processing. An external clock can be provided at this logic
input. Alternatively, a parallel resonant AT crystal can be connected across CLKIN and CLKOUT to
provide a clock source for the ADE7752B. The clock frequency for the specified operation is 10 MHz.
Ceramic load capacitors between 22 pF and 33 pF should be used with the gate oscillator circuit. Refer
to the crystal manufacturer’s data sheet for the load capacitance requirements.
REF
DGND
AGND
IN/OUT
REVP
V
IAP
IAN
IBP
IBN
ICP
ICN
Figure 3. Pin Configuration
CF
DD
Rev. PrA | Page 7 of 27
10
11
12
1
2
3
4
5
6
7
8
9
ADE7752B
(Not to Scale)
TOP VIEW
24
23
22
21
20
19
18
17
16
15
14
13
F1
F2
S1
S0
CLKOUT
CLKIN
SCF
ABS
VAP
VBP
VCP
VN
ADE7752B