ISL65426_07 INTERSIL [Intersil Corporation], ISL65426_07 Datasheet
ISL65426_07
Related parts for ISL65426_07
ISL65426_07 Summary of contents
Page 1
Data Sheet 6A Dual Synchronous Buck Regulator with Integrated MOSFETs The ISL65426 is a high efficiency dual output monolithic synchronous buck converter operating over an input voltage range of 2.375V to 5.5V. This single chip power solution provides two ...
Page 2
Pinout ISL65426 (50 LD QFN) TOP VIEW PGND 1 PGND 2 PGND 3 PGND 4 5 LX1 LX1 6 7 PVIN1 PGND PVIN2 8 LX2 9 PGND 10 11 PGND 12 LX3 PVIN3 ...
Page 3
Typical Application Schematics 3.3V 22μ 1.2V 1μ 200μF FIGURE 1. TYPICAL APPLICATION FOR 3A:3A CONFIGURATION 3 ISL65426 SINGLE INPUT SUPPLY 3.3V 3.3V PVIN1 PVIN2 PVIN3 LX1 LX2 ISL65426 LX3 FB1 3.3V PVIN6 3.3V PVIN5 C4 22μF ...
Page 4
Typical Application Schematics 5.0V 22μ 1.5V 0.6μ 200μF FIGURE 2. TYPICAL APPLICATION FOR 4A:2A CONFIGURATION 4 ISL65426 (Continued) DUAL INPUT SUPPLY 3.3V 5.0V PVIN1 PVIN2 PVIN3 PVIN4 ISL65426 LX1 LX2 LX3 LX4 FB1 3.3V PVIN6 3.3V ...
Page 5
Typical Application Schematics 5. 22μF 22μF L1 1.0μH C2 330μF 2.5V 5A 31.6kΩ 10kΩ FIGURE 3. TYPICAL APPLICATION FOR 5A:1A CONFIGURATION 5 ISL65426 (Continued) 5.0V 5.0V PVIN1 PVIN2 PVIN3 PVIN4 PVIN6 ISL65426 LX1 LX2 LX3 LX4 LX6 FB1 ...
Page 6
Functional Block Diagram SOFT START FB1 V1SET1 OUTPUT VOLTAGE V1SET2 CONFIG PGOOD1 PWM REFERENCE 0.60V SOFT START FB2 V2SET1 OUTPUT VOLTAGE CONFIG V2SET2 6 ISL65426 EN2 EN VCC GND POWER-ON RESET (POR) SLOPE COMPENSATION PWM CONTROL EA GM LOGIC COMPENSATION ...
Page 7
Absolute Maximum Ratings VCC, PVINx, LXx . . . . . . . . . . . . . . . . . . . . . . . . . GND -0.3V to +6V FBx, ENx, VxSETx, ISETx, PGOODx ...
Page 8
Electrical Specifications Recommended operating conditions unless otherwise noted. VCC = PVIN = 5.0V -10°C to +100°C for ISL65426HRZ and T A PARAMETER Maximum Output Current Peak Output Current Limit Upper Device r DS(ON) Lower Device r DS(ON) Efficiency ...
Page 9
Typical Performance Curves 100 3.3V 5. 0.1 1.0 2.0 OUTPUT LOAD (A) FIGURE 1.2V EFFICIENCY vs LOAD OUT1 100 90 80 5.5V 70 3.3V IN ...
Page 10
Typical Performance Curves 1.235 1.225 1.215 5.5V IN 1.205 1.195 1.185 2.5V IN 1.175 1.165 0.1 1.0 2.0 OUTPUT LOAD (A) FIGURE 10 1.2V REGULATION vs LOAD OUT1 1.545 1.535 1.525 1.515 1.505 1.495 1.485 2.5V IN 1.475 ...
Page 11
Typical Performance Curves 1.845 1.825 3.3V IN 2.5V IN 1.805 1.785 5.5V 1.765 IN 1.745 0.1 0.5 1.0 OUTPUT LOAD (A) FIGURE 16 1.8V REGULATION vs LOAD OUT2 2.565 2.545 2.525 2.505 2.485 2.465 2.445 2.425 0.1 0.5 ...
Page 12
Typical Performance Curves EN1 5V/DIV PG1 5V/DIV FIGURE 22. START- 1.2V (NO LOAD) OUT1 EN1 5V/DIV PG1 5V/DIV FIGURE 24. START- 1.2V (FULL LOAD) OUT1 EN2 5V/DIV PG2 5V/DIV FIGURE 26. START- 3.3V (NO ...
Page 13
Typical Performance Curves EN2 5V/DIV PG2 5V/DIV FIGURE 28. START- 3.3V (FULL-LOAD) OUT2 V RIPPLE 20mV/DIV OUT1 I 500mA/DIV OUT1 V RIPPLE 50mV/DIV OUT2 FIGURE 30 1.2V LOAD TRANSIENT OUT1 LX1 5V/DIV V 500mV/DIV OUT1 IL1 ...
Page 14
Typical Performance Curves FIGURE 34 PGND 1 PGND 2 PGND 3 PGND 4 5 LX1 6 LX1 7 PVIN1 PGND PVIN2 8 LX2 9 10 PGND 11 PGND 12 LX3 PVIN3 13 ...
Page 15
EN System enable for voltage monitoring with programmable hysteresis. This pin has a POR rising threshold of 0.6V. This enable is intended for applications where two or more input power supplies are used and bias rise time is an issue. ...
Page 16
Table 2. When Each pin is pulled to GND by an internal 10μA pull down, this default condition programs the output voltage to the lowest level. The pull down prevents situations where a pin could be left floating for ...
Page 17
10μA + 0.6V ENABLE R2 Once the voltage at the EN pin reaches the enable threshold, the 10μA current sink turns off. With the part enabled and the current sink off, the disable ...
Page 18
Undervoltage Protection Separate hysteretic comparators monitor the feedback pin (FB) of each converter channel. The feedback voltage is compared to a set undervoltage (UV) threshold based on the output voltage selected. Once one of the comparators trip, indicating a valid ...
Page 19
ESL ---- - + ESR dt The filter capacitor must have sufficiently low ESL and ESR so that ΔV < ΔV . MAX Most capacitor solutions rely on a mixture of high ...
Page 20
Component Placement Determine the total implementation area and orient the critical switching components first. These include the controller, input and output capacitors, and the output inductors. Symmetry is very important in determining how available space is filled and depends on ...
Page 21
Thermal Management For maximum thermal performance in high current, high switching frequency applications, connecting the thermal PGND pad of the ISL65426 to the ground plane with multiple vias is recommended. This heat spreading allows the IC to achieve its full ...
Page 22
L50.5x10 50 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 7/06 5.00 A PIN 1 INDEX AREA A TOP VIEW 9.80 8.10 3.30 4.80 RECOMMENDED LAND PATTERN All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. ...