K4S64323LH-FC1H SAMSUNG [Samsung semiconductor], K4S64323LH-FC1H Datasheet

no-image

K4S64323LH-FC1H

Manufacturer Part Number
K4S64323LH-FC1H
Description
512K x 32Bit x 4 Banks Mobile SDRAM in 90FBGA
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
K4S64323LH - F(H)E/N/G/C/L/F
512K x 32Bit x 4 Banks Mobile SDRAM in 90FBGA
FEATURES
• 2.5V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
• Burst read single-bit write operation.
• Special Function Support.
• DQM for masking.
• Auto refresh.
• 64ms refresh period (4K cycle).
• Commercial Temperature Operation (-25°C ~ 70°C).
• Extended Temperature Operation (-25°C ~ 85°C).
• 90Balls FBGA with 0.8mm ball pitch
ORDERING INFORMATION
- F(H)E/N/G : Normal/Low/Low Power, Extended Temperature(-25°C ~ 85°C)
- F(H)C/L/F : Normal/Low/Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
( -FXXX : Leaded, -HXXX : Lead Free).
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific
purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
clock.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
K4S64323LH-F(H)E/N/G/C/L/F1H
K4S64323LH-F(H)E/N/G/C/L/F60
K4S64323LH-F(H)E/N/G/C/L/F75
K4S64323LH-F(H)E/N/G/C/L/F1L
Part No.
105MHz(CL=3)
166MHz(CL=3)
133MHz(CL=3)
105MHz(CL=2)
Max Freq.
GENERAL DESCRIPTION
rate Dynamic RAM organized as 4 x 524,288 words by 32 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
The K4S64323LH is 67,108,864 bits synchronous high data
*1
Interface
LVCMOS
Mobile-SDRAM
Leaded (Lead Free)
Package
90 FBGA
February 2004

Related parts for K4S64323LH-FC1H

K4S64323LH-FC1H Summary of contents

Page 1

... Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use. GENERAL DESCRIPTION The K4S64323LH is 67,108,864 bits synchronous high data rate Dynamic RAM organized 524,288 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technol- ogy ...

Page 2

... K4S64323LH - F(H)E/N/G/C/L/F FUNCTIONAL BLOCK DIAGRAM Bank Select CLK ADD LCKE LRAS LCBR LWE CLK CKE CS Data Input Register 512K x 32 512K x 32 512K x 32 512K x 32 Column Decoder Latency & Burst Length Programming Register LCAS LWCBR Timing Register RAS CAS WE DQM Mobile-SDRAM ...

Page 3

... K4S64323LH - F(H)E/N/G/C/L/F Package Dimension and Pin Configuration *1 < Bottom View > E/2 Substrate(2Layer) *2 < Top View > #A1 Ball Origin Indicator DQ26 B DQ28 C V SSQ D V SSQ E V DDQ ...

Page 4

... K4S64323LH - F(H)E/N/G/C/L/F ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative Voltage on V supply relative Storage temperature Power dissipation Short circuit current NOTES: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. ...

Page 5

... K4S64323LH - F(H)E/N/G/C/L/F DC CHARACTERISTICS Recommended operating conditions (Voltage referenced to V Parameter Symbol Burst length = 1 Operating Current I t CC1 RC (One Bank Active CKE ≤ CC2 Precharge Standby Current in power-down mode PS CKE & CLK ≤ CC2 CKE ≥ CC2 Input signals are changed one time during ...

Page 6

... K4S64323LH - F(H)E/N/G/C/L/F AC OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition VDDQ 500Ω VOH (DC) = VDDQ - 0.2V, IOH = -0.1mA Output VOL (DC) = 0.2V, IOL = 0.1mA 30pF 500Ω Figure 1. DC Output Load Circuit = 2.5V ± ...

Page 7

... K4S64323LH - F(H)E/N/G/C/L/F OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter Row active to row active delay t RAS to CAS delay t Row precharge time t Row active time t Row cycle time Last data in to row precharge t Last data in to Active delay t Last data in to new col. address delay ...

Page 8

... K4S64323LH - F(H)E/N/G/C/L/F AC CHARACTERISTICS (AC operating conditions unless otherwise noted) Parameter CAS latency=3 CLK cycle time CAS latency=2 CAS latency=1 CAS latency=3 CLK to valid output delay CAS latency=2 CAS latency=1 CAS latency=3 Output data hold time CAS latency=2 CAS latency=1 CLK high pulse width ...

Page 9

... K4S64323LH - F(H)E/N/G/C/L/F SIMPLIFIED TRUTH TABLE COMMAND Register Mode Register Set Auto Refresh Entry Refresh Self Refresh Exit Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge Disable Column Address Auto Precharge Enable ...

Page 10

... K4S64323LH - F(H)E/N/G/C/L/F A. MODE REGISTER FIELD TABLE TO PROGRAM MODES Register Programmed with Normal MRS BA0 ~ BA1 Address A10/AP "0" Setting for Function RFU Normal MRS Normal MRS Mode Test Mode CAS Latency A8 A7 Type Mode Register Set Reserved ...

Page 11

... K4S64323LH - F(H)E/N/G/C/L/F Partial Array Self Refresh 1. In order to save power consumption, Mobile SDRAM has PASR option. 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode :Full Array, 1/2 of Full Array and 1/4 of Full Array. BA1=0 BA1=0 BA0=0 BA0=1 BA1=1 BA1=1 BA0=0 BA0=1 - Full Array Temperature Compensated Self Refresh 1. In order to save power consumption, Mobile-DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range : Max 40 ° ...

Page 12

... K4S64323LH - F(H)E/N/G/C/L/F C. BURST SEQUENCE 1. BURST LENGTH = 4 Initial Address BURST LENGTH = 8 Initial Address ...

Related keywords