HI-3585PCI HOLTIC [Holt Integrated Circuits], HI-3585PCI Datasheet
HI-3585PCI
Related parts for HI-3585PCI
HI-3585PCI Summary of contents
Page 1
... RINB - Pin Plastic Quad Flat Pack (PQFP) HOLT INTEGRATED CIRCUITS www.holtic.com HI-3585 ARINC 429 (Top View BOUT27 32 - BOUT37 HI-3585PCI TFLAG HI-3585PCT RFLAG BOUT27 32 - BOUT37 N/C HI-3585PQI 28 - TFLAG HI-3585PQT RFLAG ...
Page 2
... SPI interface serial data input CS INPUT Chip select. Data is shifted into SI and out of SO when SCK INPUT SPI Clock. Data is shifted into or out of the SPI interface using SCK GND POWER Chip 0V supply ACLK INPUT Master timing source for the ARINC 429 receiver and transmitter ...
Page 3
... Write the Control Register 11 None Reset the Transmit FIFO. 12 None Transmission enabled by this instruction only if Control Register bit 13 is zero HI-3585 Table 1 lists all instructions. Instructions that perform a reset or set, or enable transmission are executed after the last SI bit is received while CS is still low. ...
Page 4
... FUNCTIONAL DESCRIPTION CONTROL WORD REGISTER The HI-3585 contains a 16-bit Control Register which is used to configure the device. Control Register bits CR15 - CR0 are loaded from a 16-bit data value appended to SPI instruction 10 hex. The Control Register contents may be read using SPI instruction 0B hex. Each bit of the Control Register has the following function: ...
Page 5
... Null sampling ONE shift register and at least three consecutive Null samples (three high bits) in the lower half of the Null sampling shift reg- ister. This guarantees the minimum pulse width. NULL 3. To validate the receive data bit rate, each bit must follow ...
Page 6
... Receive FIFO. ARINC words that do not match required 9th and 10th ARINC bit and do not have a label match are ignored and are not loaded into the Receive FIFO. The adjacent table describes this operation. SCK CS SI ...
Page 7
... Receive FIFO ARINC words may be held in the Receive FIFO. Status register bit 2 (SR2) goes high when the Receive FIFO is full. Failure to unload the Receive FIFO when full causes additional received valid ARINC words to overwrite Receive FIFO location 32. ...
Page 8
... Once the Transmit FIFO is empty and transmission of the last word is complete, the FIFO can be loaded with new data which is held until the next SPI 12 hex instruction is executed. Once transmission is enabled, the FIFO positions are incremented with the top register loading into the data transmission shift register ...
Page 9
... TIMING DIAGRAMS CS t CHH SCK SCKH SCKL SCK SO Hi Impedance TXAOUT ARINC BIT TXBOUT DATA NULL BIT 30 BIT 31 ARINC DATA BIT 32 RFLAG t RFLG CS SPI INSTRUCTION 08h, (or 09h HI-3585 SERIAL INPUT TIMING DIAGRAM t CYC t t CES CES t t SCKR ...
Page 10
... BOUT) 10% one level HEAT SINK - CHIP-SCALE PACKAGE ONLY The HI-3585PCI and HI-3585PCT use a 44-pin plastic chip-scale package. This package has a metal heat sink pad on its bottom surface. This heat sink is electrically connected to the die. To enhance thermal dissipation, the ABSOLUTE MAXIMUM RATINGS Supply Voltages V ...
Page 11
... Input Sink I IH Input Source I IL Differential C (RINA to RINB GND Input Voltage Input Sink I IH Input Source One or zero V No load and magnitude at pin, DOUT Null V NOUT One or zero ...
Page 12
... SPI SI Data hold time after SCK rising edge SO high-impedance after SCK falling edge RECEIVER TIMING Delay - Last bit of received ARINC word to RFLAG(Full or Empty Speed Delay - Last bit of received ARINC word to RFLAG(Full or Empty Speed Received data available to SPI interface. RFLAG to SPI receiver read or clear FIFO instruction to RFLAG ...
Page 13
... REVISION HISTORY Revision Date Description of Change DS3585,Rev. NEW 05/08/08 Initial Release Rev. A 10/10/08 Revised AC Electrical Characteristics table and description of “T” process. Rev. B 05/22/09 Clarified relationship between SPI bit order and the ARINC 429 bit order. HI-3585 HOLT INTEGRATED CIRCUITS 13 ...
Page 14
... PLASTIC CHIP-SCALE PACKAGE (QFN) .276 BSC (7.00) .276 Top View BSC (7.00) .039 max (1.00) BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) 44-PIN PLASTIC QUAD FLAT PACK (PQFP) .547 ± .010 (13.90 ± .25) SQ. See Detail A ...