EX64-FTQ64 Actel, EX64-FTQ64 Datasheet

no-image

EX64-FTQ64

Manufacturer Part Number
EX64-FTQ64
Description
EX64-FTQ64
Manufacturer
Actel
Datasheet

Specifications of EX64-FTQ64

Lead_time
161
Pack_quantity
160
Analog
ACLEX64FTQG64
Comm_code
85423990

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EX64-FTQ64
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
EX64-FTQ64
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Part Number:
EX64-FTQ64PK54
Manufacturer:
ACTEL
Quantity:
8 427
eX Family FPGAs
Leading Edge Performance
Specifications
Features
Product Profile
June 2006
© 2006 Actel Corporation
Device
Capacity
Register Cells
Combinatorial Cells
Maximum User I/Os
Global Clocks
Speed Grades
Temperature Grades*
Package (by pin count)
Note: *Refer to the
TQFP
System Gates
Typical Gates
Dedicated Flip-Flops
Hardwired
Routed
CSP
• 240 MHz System Performance
• 350 MHz Internal Performance
• 3.9 ns Clock-to-Out (Pad-to-Pad)
• 3,000 to 12,000 Available System Gates
• Maximum 512 Flip-Flops (Using CC Macros)
• 0.22µm CMOS Process Technology
• Up to 132 User-Programmable I/O Pins
• High-Performance, Low-Power Antifuse FPGA
• LP/Sleep Mode for Additional Power Savings
• Advanced Small-Footprint Packages
• Hot-Swap Compliant I/Os
• Single-Chip Solution
• Nonvolatile
Maximum Flip-Flops
eX Automotive Family FPGAs
datasheet for details on automotive temperature offerings.
–F, Std, –P
64, 100
49, 128
C, I, A
eX64
3,000
2,000
128
128
64
84
1
2
• Live on Power-Up
• No Power-Up/Down Sequence Required for Supply
• Configurable Weak-Resistor Pull-Up or Pull-Down
• Individual Output Slew Rate Control
• 2.5 V, 3.3 V, and 5.0 V Mixed-Voltage Operation
• Software Design Support with Actel Designer and
• Up to 100% Resource Utilization with 100% Pin
• Deterministic Timing
• Unique In-System Diagnostic and Verification
• Boundary Scan Testing in Compliance with IEEE
• Fuselock™
Voltages
for Tristated Outputs during Power-Up
with 5.0V Input Tolerance and 5.0V Drive Strength
Libero™ Integrated Design Environment (IDE)
Tools
Locking
Capability with Silicon Explorer II
Standard 1149.1 (JTAG)
Prevents Reverse Engineering and Design Theft
–F, Std, –P
64, 100
49, 128
eX128
C, I, A
Secure
6,000
4,000
100
128
256
256
1
2
Programming
–F, Std, –P
128, 180
eX256
12,000
C, I, A
8,000
256
512
512
132
100
1
2
Technology
v4.3
FuseLock
i

Related parts for EX64-FTQ64

Related keywords