SI5356A-A-GMR Silicon Laboratories Inc, SI5356A-A-GMR Datasheet

SI5356A-A-GMR

Manufacturer Part Number

SI5356A-A-GMR

Description

Manufacturer

Silicon Laboratories Inc

Datasheet

1.SI5356A-A-GMR.pdf (26 pages)

Specifications of SI5356A-A-GMR

Lead_time

Pack_quantity

1000

Comm_code

85423990

Current page: 1 of 26
Download datasheet (346Kb)

Features



Applications



Description

The Si5356 is a highly flexible, I

synthesizing four completely non-integer related frequencies up to 200 MHz. The

device has four banks of outputs with each bank supporting two CMOS outputs at

the same frequency. Using Silicon Laboratories' patented MultiSynth fractional

divider technology, all outputs are guaranteed to have 0 ppm frequency synthesis

error regardless of configuration, enabling the replacement of multiple clock ICs

and crystal oscillators with a single device. Each output bank is independently

configurable to support 1.8, 2.5, or 3.3 V. The device is programmable via an I

SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or

3.3 V core supply.

Functional Block Diagram

Preliminary Rev. 0.3 2/11

Generates any frequency from 1 to

200 MHz on each of the 4 output banks

Programmable frequency configuration

Guaranteed 0 ppm frequency synthesis

error for any combination of frequencies

25 or 27 MHz xtal or 5–200 MHz input clk

Eight CMOS clock outputs

Easy to use programming software

Configurable “triple A” spread spectrum:

any clock, any frequency, and with any

spread amount

Programmable output phase adjustment

with <20 ps error

Interrupt pin indicates LOS or LOL

Printers

Audio/video

DSLAM

C P

UAD

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

ROGRAMMABLE

R E Q U E N C Y

C programmable clock generator capable of



8-O



Storage area networks

Switches/routers

Servers

, A

OEB pin disables all outputs or per

bank OEB control via I

Low jitter: 50 ps pk-pk (typ), 100 ps

pk-pk period jitter (max)

Excellent PSRR performance

eliminates need for external power

supply filtering

Low power: 45 mA

Core VDD: 1.8, 2.5, or 3.3 V

Separate VDDO for each bank of

outputs: 1.8, 2.5, or 3.3 V

Small size: 4x4 mm 24-QFN

Industrial temperature range:

–40 to +85 °C

UTPUT

- F

R E Q U E N C Y

LOCK

CLKIN

SSC_DIS

I2C_LSB

E NE RAT OR

1 – 2 0 0 M H

CLKIN

OEB

Ordering Information:

Pin Assignments

See page 24.

Top View

Si5356

Top View

GND

CLK2

CLK3

VDDOC

CLK4

CLK5

VDDOB