AM7992BDCB AMD [Advanced Micro Devices], AM7992BDCB Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
AM7992BDCB
Manufacturer Part Number
AM7992BDCB
Description
Serial Interface Adapter (SIA)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM7992BDCB.pdf
(27 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
SWITCHING CHARACTERISTICS (continued)
*Min = 4.5 V, Max = 5.5 V, T
non-V
preamble is applied to Receive inputs.
Notes:
1. Tested but to values in excess of limits. Test accuracy not sufficient to allow screening guardbands.
2. Correlated to other tested parameter: I
3. Not tested.
4. Test done by monitoring output functionally.
5. Receive, Collision and Transmit functions are inactive: X1 driven by 20 MHz.
6. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
7. TCLK changes state on X1 rising edge, but initial state of TCLK is not defined. When TENA is High, TX data is
8. Assumes 50 pF capacitance loading on RCLK and RX.
9. Test is done only for last BIT = 1, which is worst case.
10. Test done from 0.8 V of falling to 2.0 V of rising edge.
11. Test correlated to T
12. Measured from 50% point of X1 driving the input in production test.
Transmitter Specification
No.
24
25
26
27
28
29
30
31
32
33
34
35
36
37
Manchester encoded on the falling edge of X1 after the rising edge of TCLK.
AMD
IRD
levels are forces on DUT for waveform swing (levels chosen are due to tester limitations) and a distortion-free
Parameters
t
t
TDH
TDS
t
t
t
t
t
t
t
t
TOCE
t
XTCH
t
XTCL
t
EJ51
t
TOR
TCH
TCR
TCF
TOF
TCL
EJ1
OD
, t
, t
TES
TEH
TCH
.
Description
TCLK LOW Time
TCLK HIGH Time
TCLK Rise Time
TCLK Rise Time
TX and TENA Setup Time to TCLK
TX and TENA Hold Time to TCLK
Transmit
TCLK HIGH to Transmit
Transmit
Transmit
X1 to TCLK Propagation Delay for HIGH
X1 to TCLK Propagation Delay for LOW
Clock Acquisition Jitter Tolerance
Jitter Tolerance After 50 Bit Times
OSC
= 50 ns; in production test, all differential input test conditions are done single-ended,
Output, (Bit Cell Center to Edge)
Output Rise Time
Output Fall Time
OD
OFF = V
OD
Output
OFF/R
Am7992B
L
.
V
V
CC
CC
Test Conditions
(Notes 7 & 12)
= 5.0 V (Note 1)
= 5.0 V (Note 1)
20% – 80%
(Note 11)
(Note 1)
49.5
Min
45
45
16
19
5
5
5
5
50.5
21.5
24.4
Max
100
18
18
8
8
4
4
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
15