MT89L86AN MITEL [Mitel Networks Corporation], MT89L86AN Datasheet

no-image

MT89L86AN

Manufacturer Part Number
MT89L86AN
Description
Manufacturer
MITEL [Mitel Networks Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT89L86AN
Manufacturer:
MSC
Quantity:
124
Part Number:
MT89L86ANR1
Manufacturer:
ZARLINK
Quantity:
143
Features
Applications
STi0
STi1
STi2
STi3
STi4
STi5
STi6
STi7
STi8
STi9
** for 48-pin SSOP only
STi10
STi11
STi12
STi13
STi14
STi15
3.3 volt supply
5V tolerant inputs and TTL compatible outputs.
256 x 256 or 512 x 256 switching configurations
8-bit or 4-bit channel switching capability
Guarantees frame integrity for wideband
channels
Automatic identification of ST-BUS/GCI
interfaces
Accepts serial streams with data rates of 2.048,
4.096 or 8.192 Mb/s
Rate conversion from 2.048 Mb/s to 4.096 or
8.192 Mb/s and vice-versa
Programmable frame offset on inputs
Per-channel three-state control
Per-channel message mode
Control interface compatible to Intel/Motorola
CPUs
Low power consumption
Medium size mixed voice and data switching/
processing matrices
Hyperchannel switching (e.g., ISDN H0)
MVIP
Serial bus control and monitoring
Centralized voice processing systems
Voice/Data multiplexer
ADPCM 32 kbit/s channel switching
interface functions
Converter
Parallel
Serial
to
CLK FR AS/
Timing
Unit
ALE
Multiple Buffer Data
IM
Figure 1 - Functional Block Diagram
DS
RD
Memory
Microprocessor
CS
Interface
Internal Registers
RESET
R/W
WR
**
CMOS ST-BUS
A0/
A7
V
DS5195
Description
The 3.3V Multiple Rate Digital Switch (MT89L86) is
pin compatible with MITEL’s 5V MT8986 and retains
all of its functionality. This 3.3v device is designed to
provide simultaneous non-blocking connections for
up to 256 64kb/s channels or blocking connections
for up to 512 64kb/s channels. The serial inputs and
outputs may have 32 to 128 64kb/s channels per
frame with data rates ranging from 2048 up to 8192
kb/s. It also provides per-channel selection between
variable and constant throughput delays allowing
voice and grouped data channels to be switched
without corrupting the data sequence integrity.
DD
DTA AD7/
V
SS
AD0
MT89L86AP
MT89L86AN
Multiple Rate Digital Switch
-40 C to +85 C
Connection
Output
Memory
CSTo
MUX
Ordering Information
FAMILY
44 Pin PLCC
48 Pin SSOP
ISSUE 2
Advance Information
Converter
Parallel
Serial
ODE
to
MT89L86
September 1999
STo0
STo1
STo2
STo3
STo4
STo5
STo6
STo7
STo8
STo9
1

Related parts for MT89L86AN

MT89L86AN Summary of contents

Page 1

... ALE ** for 48-pin SSOP only CMOS ST-BUS Multiple Rate Digital Switch DS5195 MT89L86AP MT89L86AN Description The 3.3V Multiple Rate Digital Switch (MT89L86) is pin compatible with MITEL’s 5V MT8986 and retains all of its functionality. This 3.3v device is designed to provide simultaneous non-blocking connections for up to 256 64kb/s channels or blocking connections for up to 512 64kb/s channels ...

Page 2

MT89L86 STi3 7 8 STi4 9 STi5 10 STi6/A6 11 STi7/ CLK 15 STi8/A0 16 STi9/A1 STi10/ ...

Page 3

Advance Information Pin Description (continued) Pin # Name 44 48 PLCC SSOP 12 12,36 V +3.3 Volt Power Supply RESET Device Reset ( 5v-tolerant input). This pin is only available for the 48-pin SSOP package. In normal operation, ...

Page 4

MT89L86 Pin Description (continued) Pin # Name 44 48 PLCC SSOP 36 39 STo6/A6 ST-BUS Output 6/Address 6 input (Three-state output/input). The function of this pin is determined by the switching configuration enabled. If non-multiplexed CPU bus is used along ...

Page 5

Advance Information Device Overview With the integration of voice, video and data services in the same network, there has been an increasing demand for systems which ensure that data kb/s rates maintain sequence integrity while being ...

Page 6

MT89L86 be output. The Connect Memory Low data is transmitted on to the output every frame until it is changed by the CPU with a new data. The features of each output channel in the 3.3V MT89L86 are controlled by ...

Page 7

Advance Information required, the IMS register has to be initialized on system power-up. In case of Identical I/O rates (DMO bit LOW) at both inputs and outputs, the switching configuration is selected by the two SCB bits as shown in ...

Page 8

MT89L86 Interface Number of Serial Clock Interface required at Data Rate CLK Pin Streams (MHz) 2 Mb/s 4.096 2 Mb/s 4.096 2 Mb/s 4.096 Nibble 4.096 Switching (2 Mb/s) 4 Mb/s 4.096 4 Mb/s 4.096 8 Mb/s 8.192 Table 1 ...

Page 9

Advance Information When the input frame offset is enabled, an "internal delay" four clock periods is added to the actual data input sampling, providing the MT89L86 serial timing unit a new input frame reference. An internal virtual ...

Page 10

MT89L86 Data Rate 2.048 Mb/s 4.096 Mb/s 8.192 Mb/s Table 4 - Constant Throughput Delay values configurations with input and output channels that provides more than its corresponding minimum throughput delay, will have a throughput delay equal to the difference ...

Page 11

Advance Information six address input lines (A0-A5) and four control lines (CS , DS, R/W and DTA). See Figures for each CPU interface timing. The parallel microprocessor port provides the access to the IMS, Control registers, the ...

Page 12

MT89L86 (CML) are output on the ST-BUS output streams once every frame unless the ODE input pin is LOW bit is HIGH, then the MT89L86 behaves as if bits 2 (Message Channel) and 0 (Output Enable) of every ...

Page 13

Advance Information Control Register - Read/Write 7 SM Bit Name 7 SM Split Memory. When 1, all subsequent reads are from the Data Memory and writes are to the Connection Memory Low, except when the Control Register is accessed again. ...

Page 14

MT89L86 Identical # of Input x select subsections I/O Output Rate Streams 2 Mb/s 8x8 STA2, STA1, STA0 2 Mb/s 4x4 STA1, STA0 2 Mb/s 16x8 STA3, STA2, STA1, STA0 4 Mb/s 4x4 STA1, STA0 4 Mb/s 8x4 STA2, STA1, ...

Page 15

Advance Information Interface Mode Selection Register - Read/Write 7 DMO Bit Name 7 DMO Device Main Operation. This bit is used by the CPU to define one of the two main operations of the 3.3V MT89L86. If this bit is ...

Page 16

MT89L86 Data Rate Selected DMO Bit at IDR bits (Mb/s) 2.048 LOW Identical I/O Rates 4.096 8.192 HIGH Input/Output Rate selected in Different I/O IDR/ODR bits Rates Table 8 - Switching Configurations for Identical I/O Rates 16 SCB1 SCB0 0 ...

Page 17

Advance Information Connection Memory High - Read/Write 7 X Bit Name 6 V/C Variable/Constant Throughput Delay Mode. This bit is used to select between Variable (LOW) and Constant Delay (HIGH) modes in a per-channel basis. Tables 1 and 2 describe ...

Page 18

MT89L86 Connection Memory Low - Read/Write 7 SAB2 Bit Name 7-5 SAB2-0* Source Stream Address bits. These three bits are used together with SAB3 in CMH to select different source streams for the connection. Depending on the ...

Page 19

Advance Information Stream Pair Selection Register - Read/Write 7 X Bit Name 5-3 SPA2-0 Stream Pair A selection. These three bits define which pair of streams are going to be connected to the switch matrix, together with the permanently connected ...

Page 20

MT89L86 Applications Switch Matrix Architectures The MT89L86 is an ideal device for designs of medium size switch matrix. For applications where voice and grouped data channels are transported within the same frame, the voice samples have to be time interchanged ...

Page 21

Advance Information throughput delay is guaranteed. applications, the MT89L86 allows cost effective implementations of Non-Blocking matrices ranging up to 1024 channels. Figures 12 and 13 show the block diagram of implementations with Non-Blocking capacities of 512 and 1024-channel, respectively. Interfacing ...

Page 22

MT89L86 8 MT89L86 Address 8 Decode RES RST 8051 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 ALE RD WR Figure 14 - Interfacing the 3.3V MT89L86 to the 8051 Microcontroller DTA goes low. When writing to the MT89L86, one ...

Page 23

Advance Information Absolute Maximum Ratings* Parameter 1 Supply Voltage 2 Voltage on any I/O pin (except supply pins) 3 Current at Digital Outputs 4 Storage Temperature 5 Package Power Dissipation * Exceeding these values may cause permanent damage. Functional operation ...

Page 24

MT89L86 AC Electrical Characteristics Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 Frame Pulse width 2 Frame Pulse setup time 3 Frame Pulse hold time 4 STo delay Active to Active 5 STi setup time 6 ...

Page 25

Advance Information AC Electrical Characteristics Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 Clock Period 2 Pulse Width 3 Frame Width High 4 Frame Setup 5 Frame Hold 6 Data Delay/Clock Active to Active 7 Serial ...

Page 26

MT89L86 AC Electrical Characteristics Characteristics 1 O STo0/9 Delay - Active to High STo0/9 Delay - High Z to Active Output Driver Enable Delay CSTo Output Delay S † Timing is ...

Page 27

Advance Information AC Electrical Characteristics - Serial Streams at 4.096 and 8.192 Mb/s (refer to Figures 19-24) Characteristics 6 Frame Sync Width 4.096Mb/s 8.192Mb/s 7 Valid Data Delay from CK Input 4.096Mb/s 8.192Mb/s 8 Input Data Setup 9 Input Data ...

Page 28

MT89L86 CLK (4.096 or 8.192 MHz (positive Ch 127 STo Bit 7 Bit 5 STi CLK (4.096 MHz (negative Ch. 63 ...

Page 29

Advance Information CLK (4.096 MHz (positive Ch. 63 STo Bit Ch. 31 STi Bit 0 CLK (4.096 MHz (negative Ch. 31 STo Bit 0 Ch. 63 STi ...

Page 30

MT89L86 CLK (4.096 MHz (positive Ch. 63 STo Bit 0 Ch. 31 STi Bit 0 CLK (4.096 MHz (negative Ch. 63 STo Bit 0 Ch. 31 STi Bit ...

Page 31

Advance Information CLK (8.192 MHz Ch. 127 Ch. 0 STi Bit 0 Bit Ch. 31 STo Bit 0 Figure 23 - Rate Conversion Mode (DMO bit= Mb Mb/s ...

Page 32

MT89L86 AC Electrical Characteristics Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 ALE pulse width 2 Address setup from ALE falling 3 Address hold from ALE falling 4 RD active after ALE falling 5 Data setup ...

Page 33

Advance Information t ALW ALE t t ADS ADH AD0- ADDRESS AD7 t ALRD ALWR DTA Figure 25 - Intel/National Multiplexed Bus Timing DATA t SWD CSR CSW t DSW ...

Page 34

MT89L86 AC Electrical Characteristics Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 AS pulse width 2 Address setup from AS falling 3 Address hold from AS falling 4 Data setup from DTA Low on Read 5 ...

Page 35

Advance Information DS R/W t ASW AS t ADS AD7-0 ADDRESS WR AD7-0 ADDRESS RD CS DTA Figure 26 - Motorola Multiplexed Bus Timing t RWS t DSH ADH SWD DATA t CSS t DDR t AKD ...

Page 36

MT89L86 AC Electrical Characteristics Voltages are with respect to ground (VSS) unless otherwise stated. Characteristics 1 CS Setup from DS rising 2 R/W Setup from DS rising 3 Add setup from DS rising 4 CS hold after DS falling 5 ...

Page 37

Advance Information DS CS R/W A0-A6 D0-D7 READ D0-D7 WRITE DTA Figure 27- Motorola Non-Multiplexed Bus Timing t CSS t RWS t ADS VALID DATA t t DSW SWD VALID DATA t t DDR DHW t AKD MT89L86 V HM ...

Page 38

Small Shrink Outline Package (SSOP Suffix Pin Notes: 1) Not to scale 2) Dimensions in inches 3) (Dimensions in millimeters) 4) Ref. JEDEC Standard M0-150/M0118 for 48 Pin 5) A ...

Page 39

Package Outlines Dim D General- (lead coplanarity) A Notes Not ...

Page 40

North America Tel: +1 (770) 486 0194 Fax: +1 (770) 631 8213 Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively “Mitel”) is believed to be reliable. However, Mitel assumes no liability for errors ...

Related keywords