MSM7719-01TS-K OKI [OKI electronic componets], MSM7719-01TS-K Datasheet
MSM7719-01TS-K
Related parts for MSM7719-01TS-K
MSM7719-01TS-K Summary of contents
Page 1
... Control through parallel microcontroller interface Pin control available for line and acoustic echo cancelers • Built-in VOX control Transmit side : Receive side : • Package: 100-pin plastic TQFP (TQFP100-P-1414-0.50-K) (Product name : MSM7719-01TS ITU-T Recommendations G.726 -law 54 ms (max.) ...
Page 2
... Tone Generator (DTMF etc). ATTgL Center Clip SoutL RinA Power Calc. Howling Detector Double Talk Detector Power Calc. RinL SoutA ATTgA I/O Controller N/L L/N N/L L/N N/L L/N P/S&S/P MSM7719-01 ATTtgtx RoutA ATTrA GainA + Acoustic Adaptive FIR Filter (AAFF) ATTIA – Center + + Clip ATTsA SinA Acoustic Echo Canceler Mute Note Gen ...
Page 3
... LTHR 15 LGC 16 AGC 17 ATHR 18 AATT 19 AHLD 20 ACLP 21 AHD 22 ACCL 23 ADCL NC: No-connect pin 100-Pin Plastic TQFP MSM7719- VOX0 71 MCUSL 70 PCMSL PCMLN0 67 PCMAD0 66 PCMAC0 65 V DDD2 64 MUTE 63 VOXI 62 TSTI6 61 TSTI5 60 BCLKP 59 BCLKA 58 MTYPE 57 DTHR 56 MLV0 55 MLV1 54 MLV2 ...
Page 4
... When this pin control is not used (i.e., when controlling by the control register), set this pin to logic “1”. MCK Master clock input. The frequency must be 9.6 to 10.0 MHz/19.2 to 20.0 MHz. The master clock signal is allowed to be asynchronous with SYNCP, SYNCA, BCLKP, and BCLKA. MSM7719-01 4/40 ...
Page 5
... IOSL0 is. This pin is provided with a 500-kW pull-up resistor. Note that the signal input mode for this pin changes and the I/O control signal for this pin switches between BCLKA/SYNCA and BCLKP/SYNCP depending on the setting of IOSL0-1. Refer to Figs. 1-5. MSM7719-01 5/40 ...
Page 6
... PCM is shifted in at the falling edge of the BCLKP signal and input from MSB. The start of the PCM data (MSB) is identified at the rising edge of SYNCP. When DTHR is set to logic “1”, this pin becomes a 4-bit input and the input data is output to the output pin set by IOSL0 is. This pin is provided with a 500-kW pull-up resistor. Refer to Figs. 1-5. MSM7719-01 6/40 ...
Page 7
... When this pin control is not used (i.e., when controlling by the control register), set these pins to logic “1”. A4-A0, D7-D0 A4-A0 are address input pins of the control register, and D7-D0 are data I/O pins. When this pin control is not used (i.e., when controlling by the control register), set these pins to logic “0”. INT Reserved. PCMSL Reserved. MSM7719-01 7/40 ...
Page 8
... Input Control Output Control Output Control Input Control PCMACI PCMACO PCMADO PCMADI Figure 1 Signal I/O Control 1 IOSL1="0", IOSL0="0" Control (a): ECMODE, CR0-B0 Control (b): CONTA, CR1-B7 Control (c): DTHR, CR1-B5 MSM7719-01 (b) ADPCM Transcoder (c) Input Control Output Control (b) ( SYNCA BCLKA 8/40 ...
Page 9
... Acoustic Echo Canceler (27ms) (b) Output Control Output Control PCMADO PCMACO Figure 3 Signal I/O Control 3 IOSL1="1", IOSL0="0" Control (a): ECMODE, CR0-B0 Control (b): CONTA, CR1-B7 Control (c): DTHR, CR1-B5 MSM7719-01 (b) ADPCM Transcoder (b) Input Control Output Control (b) ( SYNCA BCLKP BCLKA CR2-B4 ...
Page 10
... Control (a): ECMODE, CR0-B0 Control (b): CONTA, CR1-B7 Control (c): DTHR, CR1-B5 time slot 2 time slot MSM7719-01 (b) ADPCM (b) Transcoder (c) Input Control Output Control (b) (b) SYNCA IR IS ...
Page 11
... These pins turn ON or OFF the Center Clipping funciton that forcibly sets the SoutL output of the line echo canceler to minimum positive value when it is –57 dBm0 or less. 0: Center Clipping OFF 1: Center Clipping ON When this pin control is not used (i.e., when controlling by the control register), set these pins to logic “0”. MSM7719-01 11/40 ...
Page 12
... Receive side voice path mute level setting pins. For the control method, refer to the control register (CR1) description. Since this signal is ORed with CR1-B2, B1, and B0 internally, set the bits of the register to logic “0” before using these pins. DETSL Reserved pin. Set this pin to logic “0”. MSM7719-01 12/40 ...
Page 13
... When this pin control is not used (i.e., when controlling by the control register), set these pins to logic “0”. TSTI1-6 Test input pins. Tie to logic “0”. ATTG0 ATTL0 MSM7719-01 13/40 ...
Page 14
... Acoustic Echo Canceler Sin (shown as an analog signal) Receive Signal Decoded Time Period Voice Silence T VXOFF Silence Detect (Hangover time) (a) Transmit Side VOX Function Timing Diagram Voice Silence Background Noise (b) Receive Side VOX Function Timing Diagram Figure 6 VOX Function MSM7719-01 Voice Voice 14/40 ...
Page 15
... BCLKP to SYNCP BCLKA to SYNCA SYNCP to BCLKP SYNCA to BCLKA SYNCP to BCLKP SYNCA to BCLKA t SYNCP, SYNCA WS — — DH MSM7719-01 Rating Unit –0.3 to +7.0 –0 0.3 DD –0 0.3 DD –55 to +150 ° –25°C to +70°C) DD Max. Min. Typ. Unit +5.5 +4.5 — ...
Page 16
... — IN Condition Condition Symbol — t RSTW — t RSTS — t RSTE t RSTW t RSTE t RSTS Reset MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit — — 0 –10 — +10 mA 4.2 — 0.2 0.4 V — — ...
Page 17
... Coefficient reset processing (t ) ECRST Condition Symbol — t SETUPW — t SETUPD — t SETUPS t SETUPW t SETUPD t SETUPS Internal Processing MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit 125 — — 0 — 125 — — 125 Echo canceler operating (V = 4 –25 to +70°C) DD Min ...
Page 18
... RD3 XD3 LSB LSB MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit 0 — ns 100 0 — 100 ns 0 — 100 ns 0 — ns 100 XD3 High-Z ...
Page 19
... DTMF (High group), Others Receive side tone DTMF (Low group) (Gain set value:0dB) DTMF (High group), Others TL MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit – 4 –25 to +70°C) DD Min. Typ. ...
Page 20
... DWS t DWH MTYPE=0 t CRS t CRH DOD t DOH t t CWS WW High-Z t DWS t t CRS RW High-Z t DOD MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit 30 — — 15 — — 45 — — 30 — — 15 — — — — 15 — — ...
Page 21
... DWS t DWH t CSRS t CSRH t DOD t DOH t CSWS t CSW t WRWS t WRW High-Z t DWS t t CSRS CSW High-Z t DOD MSM7719- 4 –25 to +70°C) DD Min. Typ. Max. Unit 30 — — 15 — — 45 — — 30 — — 15 — — — — 30 — ...
Page 22
... Input level of 3.4 kHz-band white noise at Rin - Echo delay time L.=–6 dBm - ATT, GC, NLP: Off Rin Input Level vs. Echo Attenuation – vs. Echo Attenuation –30 – [dBm] –40 –30 –20 Rin Input Level [dBm] MSM7719-01 –10 0 –10 0 22/40 ...
Page 23
... Input level of white noise of –10 dBm, 3.4 kHz band at Rin E. R. L.= –6 dBm - ATT, GC, NLP: Off ECMODE= Echo Delay Time vs. Echo Attenuation Echo Delay Time [ms Echo Delay Time [ms] MSM7719- 23/40 ...
Page 24
... D13 D12 D11 — — — — — — R/W : Read/Write enable R : Read only register * : These are the symbols of control pins used in the MSM7602 (echo canceler LSI device). MSM7719-01 R OPE OPE OPE MODE0 R/W MODE2 MODE1 R/W MLV2 MLV1 MLV0 ...
Page 25
... Not used This register is internally processed by a logical OR of the MCUSL pin and B2, and between the ECMODE pin and B0 OPE PDN/RST — MODE3 Power-on 1: Power-down MSM7719- OPE OPE OPE MODE2 MODE1 MODE0 25/40 ...
Page 26
... Muting specified by bits B2, B1, and B0 is enabled. ( Through ( – ( – – – – – MUTE MSM7719- MLV2 MLV1 MLV0 Reset 26/40 ...
Page 27
... Note : The outputs are all in high impedance state for all time slots from the time a resetting is made to the initial mode PCM AD PCM LN — — SEL SEL1 Corresponding time slot B0 MSM7719- PCM LN PCM AC PCM AC SEL0 SEL1 SEL0 27/40 ...
Page 28
... Semiconductor (4) CR3 (Setting of PCM signal I/O) B7 CR3 PCMSL IOSL1 Initial value 0 B7 … Reserved B6, 5 … PCM signal I/O control (see Figs … Not used B3 0… Reserved IOSL0 — DETSL MSM7719- DETAUTO DETT DETP 28/40 ...
Page 29
... MSM7719- TONE RX TONE RX TONE GAIN2 GAIN1 GAIN0 Tone generator gain 0 0 – – – ...
Page 30
... User specified frequency (see Table 6) MSM7719- TONE2 TONE1 TONE0 Description 0 0 852 Hz + 1209 Hz ( 852 Hz + 1336 Hz ( 852 Hz + 1477 Hz ( 852 Hz + 1633 Hz (C) ...
Page 31
... Table 6 Tone Generator Subaddresses Single tone Subaddress 1 (Frequency 1) (See Note above) 178h 0 Transmit single tone 179h 1 17Ah 0 17Bh 1 17Ch 0 17Dh 1 17Eh 0 17Fh 1 MSM7719-01 31/40 ...
Page 32
... LVL1 LVL0 TIME OFF address “2DEh”. (– (–1)/20) ) (See Figure 6.) VXOFF Silence level DET INT 1 0 CPT MSM7719- RX. NOISE RX. NOISE RX. NOISE IN LEVEL SEL LVL1 LVL0 DET DETL DETA DTMF 0 0 ...
Page 33
... The RinL/A input level is adjusted in the attenuation range –8.5 dB. This adjusting starts at the RinL/A input level of –24 dBm0. 1: Gain control function ON 0: Gain control function OFF LCLP LCCL LHD (NLP)* MSM7719- LHLD LATT LGC (ADP)*1 (ATT)*1 (GC)* OFF ...
Page 34
... The RinL/A input level is adjusted in the attenuation range –8.5 dB. This adjusting starts at the RinL/A input level of –24 dBm0. 1: Gain control ON 0: Gain control OFF ACLP ACCL AHD (NLP)* MSM7719- AHLD AATT AGC (ADP)*1 (ATT)*1 (GC)* OFF ...
Page 35
... B4 ... Controls changing the default value in default store memory 1: Write Writes the 16-bit data that is set in CR15 (D15-D8) and CR16 (D7-D0) into the 16-bit addresses that are set in CR13 (A15-A8) and CR14 (A7-A0) B3 ... Reserved TONE3 — — DMWR MSM7719- TONE2 D TONE1 D TONE0 35/40 ...
Page 36
... LATTL0 LATTG2 LATTG1 AATTL0 AATTG2 AATTG1 MSM7719- LATTG0 — — AATTG0 — — 36/40 ...
Page 37
... B4 A14 A13 A12 A11 D14 D13 D12 D11 MSM7719- A10 D10 ...
Page 38
... Default Value Store Memory Direct Access Set address. Set write data. Set command to write in upper byte Yes Continue to Figure 8 Flow Chart of Default Value Store Memory Direct Access Default Value Store Memory Address (CR13, CR14) MSM7719-01 (1) CR13, CR14 CR15, CR16 (2) CR10 (DMWR) write? No END 38/40 ...
Page 39
... DTHR=“1” (common to handsfree communication mode and line echo canceler expansion mode) Notes: 1. The MSM7719 does not support 8-bit (64 kbps) data communication. 2. Data dropouts or a data error of a few SYNCs occurs upon switching between data communication and voice communication the voice data through modes, ATHR and LTHR converts PCM data “7Fh” into “FFh”. ...
Page 40
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM7719-01 (Unit : mm) Package material Epoxy resin ...