73K224L-28IH TDK [TDK Electronics], 73K224L-28IH Datasheet - Page 5

no-image

73K224L-28IH

Manufacturer Part Number
73K224L-28IH
Description
V.22bis/V.22/V.21/ Bell 212A/Bell 103 Single-Chip Modem
Manufacturer
TDK [TDK Electronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73K224L-28IH
Manufacturer:
TE
Quantity:
1 001
Part Number:
73K224L-28IH
Manufacturer:
AD
Quantity:
12
Part Number:
73K224L-28IH
Quantity:
5 510
Part Number:
73K224L-28IH
Manufacturer:
TERIDIA
Quantity:
1 185
Part Number:
73K224L-28IH
Manufacturer:
TDK/东电化
Quantity:
20 000
DTE USER INTERFACE
NAME
EXCLK
RXCLK
RXD
TXCLK
TXD
ANALOG INTERFACE AND OSCILLATOR
RXA
TXA
XTL1
XTL2
Tristate
Tristate
Pull-up
TYPE
Weak
I/O
O/
O/
O/
O
I
I
I
I
DESCRIPTION
External Clock. This signal is used in synchronous transmission when the
external timing option has been selected. In the external timing mode the rising
edge of EXCLK is used to strobe synchronous transmit data available on the
TXD pin. Also used for serial control interface.
Receive Clock. Tri stateable. The falling edge of this clock output is coincident
with the transitions in the serial received data output. The rising edge of RXCLK
can be used to latch QAM or DPSK valid output data. RXCLK will be active as
long as a carrier is present.
Received Digital Data Output. Serial receive data is available on this pin. The
data is always valid on the rising edge of RXCLK when in synchronous mode.
RXD will output constant marks if no carrier is detected.
Transmit Clock. Tri stateable. This signal is used in synchronous transmission to
latch serial input data on the TXD pin. Data must be provided so that valid data is
available on the rising edge of the TXCLK. The transmit clock is derived from
different sources depending upon the synchronization mode selection. In Internal
Mode the clock is generated internally. In External Mode TXCLK is phase locked
to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin.
TXCLK is always active.
Transmit Digital Data Input. Serial data for transmission is input on this pin. In
synchronous modes, the data must be valid on the rising edge of the TXCLK
clock. In asynchronous modes (2400/1200/600 bit/s or 300 baud) no clocking is
necessary. DPSK data must be +1%, -2.5% or +2.3%, -2.5 % in extended
overspeed mode.
Received modulated analog signal input from the phone line.
Transmit analog output to the phone line.
These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel
mode crystal. Two capacitors from these pins to ground are also required for
proper crystal operation. Consult crystal manufacturer for proper values. XTL2
can also be driven from an external clock.
V.22bis/V.22/V.21/Bell 212A/Bell 103
5
Single-Chip Modem
73K224L

Related parts for 73K224L-28IH