AK4122VQ ETC [List of Unclassifed Manufacturers], AK4122VQ Datasheet - Page 35
![no-image](/images/no-image-200.jpg)
AK4122VQ
Manufacturer Part Number
AK4122VQ
Description
24 BIT 96KHZ SRC WITH DIR
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet
1.AK4122VQ.pdf
(54 pages)
ASAHI KASEI
The DIR of the AK4122 has a Non-PCM steam auto-detection function. When the 32-bit mode Non-PCM preamble
based on Dolby “AC-3 Data Stream in IEC60958 Interface” is detected, the NPCM bit goes to “1”. The 96-bit sync code
consists of 0x0000, 0x0000, 0x0000, 0x0000, 0xF872 and 0x4E1F. Detection of this pattern will set the NPCM to “1”.
Once the NPCM is set to “1”, it will remain “1” until 4096 frames pass through the chip without an additional sync pattern
being detected (Timing diagram: Figure 27 and Figure 28). When those preambles are detected, the burst preambles Pc
and Pd (Pc: burst information, Pd: length code; Refer to Table 22, 23) that follow those sync codes are stored to registers.
The AK4122 also has a DTS-CD bitstream auto-detection function. When AK4122 detects DTS-CD bitstream, the
DTSCD bit goes to “1”. If the next sync code does not occur within 4096 frames, the DTSCD bit goes to “0” until either
the AK4122 detects the stream again. OR’ed value of the NPCM and DTSCD bits are output to the AUTO bit. The
AK4122 detects 14bit sync word and 16bit sync word of a DTS-CD bitstream, the detection function can be set ON/OFF
by DTS14 and DTS16 bit.
The internal registers may be either written or read by the 4-wire µP interface pins: CSN, CCLK, CDTI & CDTO. The
data on this interface consists of Chip address (2bits, C1/0 are fixed to “00”), Read/Write (1bit), Register address (MSB
first, 5bits) and Control data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is
clocked out on the falling edge. For write operations, data is latched after the 16th rising edge of CCLK, after a
high-to-low transition of CSN. For read operations, the CDTO output goes to high impedance after a low-to-high
transition of CSN. The maximum speed of CCLK is 5MHz. The chip address is fixed to “00”. The access to the chip
address except for “00” is invalid. PDN pin = “L” resets the registers to their default values. Read/Write can be access
without MCLK, BICK and , LRCK.
MS0267-E-03
Non-PCM (AC-3, MPEG, etc.) and DTS-CD Bitstream Detection
Serial Control Interface
Write
Read
CSN
CCLK
CDTI
CDTO
CDTI
CDTO
C1 - C0 : Chip Address (Fixed to "00")
R/W :
A4 - A0 : Register Address
D7 - D0 : Control Data
C1
C1
0
READ / WRITE ("1" : WRITE, "0" : READ)
C0
C0
1
R/W
R/W
2
A4
A4
3
Figure 25. Control I/F Timing
A3
A3
4
Hi-Z
A2
A2
5
- 35 -
A1
A1
6
Hi-Z
A0
A0
7
D7
D7
8
D6
D6
9
D5
D5
10
D4
D4
11
D3
D3
12
D2
D2
13
D1
D1
14
D0
D0
15
[AK4122]
Hi-Z
2004/08