AM29LV800B AMD [Advanced Micro Devices], AM29LV800B Datasheet - Page 3

no-image

AM29LV800B

Manufacturer Part Number
AM29LV800B
Description
8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory- Die Revision 2
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM29LV800B-90REI
Manufacturer:
AMD
Quantity:
379
Part Number:
AM29LV800BA-70
Quantity:
345
Part Number:
AM29LV800BB-120SC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29LV800BB-120SI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29LV800BB-120WBC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29LV800BB-70EC
Manufacturer:
INTERSIL
Quantity:
15
Part Number:
AM29LV800BB-70EC
Manufacturer:
ST
0
Part Number:
AM29LV800BB-70EC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29LV800BB-70EF
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29LV800BB-70REI
Manufacturer:
TI
Quantity:
19 440
Part Number:
AM29LV800BB-70SC
Manufacturer:
AMD
Quantity:
2 160
Part Number:
AM29LV800BB-70SI
Manufacturer:
MURATA
Quantity:
1 000
Part Number:
AM29LV800BB-70WBC
Quantity:
319
GENERAL DESCRIPTION
The Am29LV800B in Known Good Die (KGD) form is
an 8 Mbit, 3.0 volt-only Flash memory. AMD defines
KGD as standard product in die form, tested for function-
ality and speed. AMD KGD products have the same reli-
ability and quality as AMD products in packaged form.
Am29LV800B Features
The Am29LV800B is an 8 Mbit, 3.0 volt-only Flash
memory organized as 1,048,576 bytes or 524,288
words. The word-wide data (x16) appears on DQ15–
DQ0; the byte-wide (x8) data appears on DQ7–DQ0.
To eliminate bus contention the device has separate
chip enable (CE#), write enable (WE#) and output
enable (OE#) controls.
The device requires only a single 3.0 volt power
supply for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations. No V
program or erase operations. The device can also be
programmed in standard EPROM programmers.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard. Com-
mands are written to the command register using stan-
dard microprocessor write timings. Register contents
serve as input to an internal state-machine that con-
trols the erase and programming circuitry. Write cycles
also internally latch addresses and data needed for the
programming and erase operations. Reading data out
of the device is similar to reading from other Flash or
EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The Unlock Bypass mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase
command sequence. This initiates the Embedded
Erase algorithm—an internal algorithm that automati-
cally preprograms the array (if it is not already pro-
grammed) before executing the erase operation.
During erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle) status bits. After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
2
PP
is required for
Am29LV800B Known Good Die
S U P P L E M E N T
Hardware data protection measures include a low
V
tions during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of the sectors of
memory. This can be achieved in-system or via pro-
gramming equipment.
The Erase Suspend feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The hardware RESET# pin terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the automatic sleep mode.
The system can also place the device into the standby
mode. Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within
a se ctor simultaneously via Fowler-Nordheim tun-
neling. The data is programmed using hot electron injec-
tion.
Electrical Specifications
Refer to the Am29LV800B data sheet, publication
number 21490, for full electrical specifications on the
Am29LV800B in KGD form.
CC
detector that automatically inhibits write opera-

Related parts for AM29LV800B