AM29LV652D SPANSION [SPANSION], AM29LV652D Datasheet
AM29LV652D
Available stocks
Related parts for AM29LV652D
AM29LV652D Summary of contents
Page 1
Data Sheet July 2003 The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig- inally developed the specification, these ...
Page 2
THIS PAGE LEFT INTENTIONALLY BLANK. ...
Page 3
... PRELIMINARY Am29LV652D 128 Megabit ( 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO™ Control DISTINCTIVE CHARACTERISTICS Two 64 Megabit (Am29LV065D single 63-ball FBGA package (Note: Features will be described for each internal Am29LV065D) Two Chip Enable inputs — Each CE# controls selection of one internal ...
Page 4
... GENERAL DESCRIPTION The Am29LV652D is a 128 Mbit, 3.0 Volt (3 3.6 V) single power supply flash memory device organized as two Am29LV065D dice in a single 63-ball FBGA package. Each Am29LV065D Mbit, 3.0 Volt (3 3.6 V) single power supply flash memory de- vice organized as 8,388,608 bytes. Data appears on DQ0-DQ7 ...
Page 5
... Output Disable Mode .............................................................. 11 Table 2. Sector Address Table for CE# ..........................................11 Table 3. Sector Address Table for CE2# ........................................15 Autoselect Mode ..................................................................... 19 Table 4. Am29LV652D Autoselect Codes, (High Voltage Method) 19 Sector Group Protection and Unprotection ............................. 20 Table 5. Sector Group Protection/Unprotection Address Table .....20 Temporary Sector Group Unprotect ....................................... 21 Figure 1. Temporary Sector Group Unprotect Operation................ 21 Figure 2 ...
Page 6
... Part Number Speed Option Regulated Voltage Range: V Max Access Time (ns) CE# Access Time (ns) OE# Access Time (ns) Note: See “AC Characteristics” on page 3.0–3 for full specifications. Am29LV652D Am29LV652D 90R 12R 90 120 90 120 35 50 October 29, 2004 ...
Page 7
... Chip Enable Output Enable Logic Y-Decoder STB Timer X-Decoder Sector Switches Erase Voltage Generator PGM Voltage Generator Chip Enable Output Enable Logic Y-Decoder STB Timer X-Decoder Am29LV652D V Input/Output IO – DQ0 DQ7 Buffers Data STB Latch Y-Gating Cell Matrix V Input/Output IO Buffers Data STB ...
Page 8
... CE# Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time. Am29LV652D L8 M8 NC* NC A20 V NC* NC* ...
Page 9
... Product Selector Guide for speed options and voltage supply tolerances Output Buffer power Device Ground Pin Not Connected Internally October 29, 2004 LOGIC SYMBOL 23 A0–A22 CE# CE2# OE# WE# ACC RESET Am29LV652D 8 DQ0–DQ7 RY/BY# 7 ...
Page 10
... Consult the local AMD sales V Range office to confirm availability of specific valid combinations and IO to check on newly released combinations ns 3.0 V – 5 120 ns 3.0 V – 5 Am29LV652D ° C) ° with Pb-free Package o C) with Pb-free Package Valid Combinations October 29, 2004 ...
Page 11
... The command register itself does not occupy any addressable memory loca- tion. The register is a latch used to store the com- mands, along with the address and data information needed to execute the command. The contents of the Table 1. Am29LV652D Device Bus Operations CE# Operation (Note 1) Read ...
Page 12
... CMOS standby current ( but not within V IL, greater. RESET# may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, Am29LV652D ± 0 ± 0.3 V, the device is in the standby CC ) for read access CE , the device immediately RP ± ...
Page 13
... Am29LV652D after RESET# returns tables for Figure 14, on page 40 , output from the device is IH 8-bit Address Range A16 (in hexadecimal) 0 000000–00FFFF 1 010000–01FFFF 0 020000–02FFFF 1 030000–03FFFF 0 040000–04FFFF 1 050000– ...
Page 14
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 1 1B0000–1BFFFF 0 1C0000–1CFFFF 1 1D0000–1DFFFF 0 1E0000–1EFFFF 1 1F0000–1FFFFF 0 200000–20FFFF 1 210000–21FFFF 0 220000–22FFFF 1 230000–23FFFF 0 240000–24FFFF 1 250000–25FFFF 0 260000– ...
Page 15
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 0 3E0000–3EFFFF 1 3F0000–3FFFFF 0 400000–40FFFF 1 410000–41FFFF 0 420000–42FFFF 1 430000–43FFFF 0 440000–44FFFF 1 450000–45FFFF 0 460000–46FFFF 1 470000–47FFFF 0 480000–48FFFF 1 490000– ...
Page 16
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 1 610000–61FFFF 0 620000–62FFFF 1 630000–63FFFF 0 640000–64FFFF 1 650000–65FFFF 0 660000–66FFFF 1 670000–67FFFF 0 680000–68FFFF 1 690000–69FFFF 0 6A0000–6AFFFF 1 6B0000–6BFFFF 0 6C0000– ...
Page 17
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 0 000000–00FFFF 1 010000–01FFFF 0 020000–02FFFF 1 030000–03FFFF 0 040000–04FFFF 1 050000–05FFFF 0 060000–06FFFF 1 070000–07FFFF 0 080000–08FFFF 1 090000–09FFFF 0 0A0000–0AFFFF 1 0B0000– ...
Page 18
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 0 220000–22FFFF 1 230000–23FFFF 0 240000–24FFFF 1 250000–25FFFF 0 260000–26FFFF 1 270000–27FFFF 0 280000–28FFFF 1 290000–29FFFF 0 2A0000–2AFFFF 1 2B0000–2BFFFF 0 2C0000–2CFFFF 1 2D0000– ...
Page 19
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 1 450000–45FFFF 0 460000–46FFFF 1 470000–47FFFF 0 480000–48FFFF 1 490000–49FFFF 0 4A0000–4AFFFF 1 4B0000–4BFFFF 0 4C0000–4CFFFF 1 4D0000–4DFFFF 0 4E0000–4EFFFF 1 4F0000–4FFFFF 0 500000– ...
Page 20
... Am29LV652D 8-bit Address Range A16 (in hexadecimal) 0 680000–68FFFF 1 690000–69FFFF 0 6A0000–6AFFFF 1 6B0000–6BFFFF 0 6C0000–6CFFFF 1 6D0000–6DFFFF 0 6E0000–6EFFFF 1 6F0000–6FFFFF 0 700000–70FFFF 1 710000–71FFFF 0 720000–72FFFF 1 730000– ...
Page 21
... When using programming equipment, the autoselect mode requires address A9. ID Addresses A6, A1, and A0 must be as shown in Table 4, on page 19. In addition, when verifying sector Table 4. Am29LV652D Autoselect Codes, (High Voltage Method) Description CE# OE# WE# Manufacturer ID: AMD L L Device ID: Am29LV652D L ...
Page 22
... SA92–SA95 “Autoselect Mode” SA96–SA99 SA100–SA103 SA104–SA107 SA108–SA111 SA112–SA115 SA116–SA119 SA120–SA123 SA124–SA127 Note: All sector groups are 256 Kbytes in size. Am29LV652D Address Table A22–A18 00000 00001 00010 00011 00100 00101 00110 00111 ...
Page 23
... shows the algo- Notes: 1. All protected sector groups unprotected. 2. All previously protected sector groups are protected once again. Figure 1. Temporary Sector Group Am29LV652D START RESET (Note 1) Perform Erase or Program Operations RESET ...
Page 24
... Reset PLSCNT = 1 Increment PLSCNT No Yes PLSCNT = 1000? Yes Device failed Sector Group Unprotect Algorithm Am29LV652D START PLSCNT = 1 RESET Wait 1 µs Temporary Sector No First Write Group Unprotect Cycle = 60h? Mode Yes All sector No groups ...
Page 25
... Table 6. CFI Query Identification String Query Unique ASCII string “QRY” Primary OEM Command Set Address for Primary Extended Table Alternate OEM Command Set (00h = none exists) Address for Alternate OEM Extended Table (00h = none exists) Am29LV652D . LKO , CE2 WE initiate a ...
Page 26
... Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100) Erase Block Region 2 Information (refer to CFI publication 100) Erase Block Region 3 Information (refer to CFI publication 100) Erase Block Region 4 Information (refer to CFI publication 100) Am29LV652D N µs N µ s (00h = not supported) ...
Page 27
... The system must issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation the device is in the autoselect mode. Am29LV652D Description “Erase Suspend/Erase Resume Com- for more information. 25 ...
Page 28
... Unlock Bypass Command Sequence The unlock bypass feature allows the system to pro- gram bytes to the device faster than using the stan- dard program command sequence. The unlock bypass command sequence is initiated by first writing Am29LV652D Table 5, on page 20 for Table 10, on page 30 shows “ ...
Page 29
... The system is not required to provide any con- trols or timings during these operations. page 30 shows the address and data requirements for the chip erase command sequence. Am29LV652D START Write Program Command Sequence Data Poll from System ...
Page 30
... DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is ac- tively erasing or is erase-suspended. Refer to Operation Status” on page 31 status bits. Am29LV652D for infor- illustrates the algorithm for the “Erase and Program Op- tables in the AC Characteristics Figure 17, on page 43 “ ...
Page 31
... for more “Autoselect Com- No Notes: 1. See Table 10, on page 30 sequence. 2. See the section on DQ3 for information on the sector erase timer. Am29LV652D START Write Erase Command Sequence (Notes 1, 2) Data Poll to Erasing Bank from System Embedded Erase algorithm ...
Page 32
... Command Definitions Table 10. Am29LV652D Command Definitions Command Sequence (Note 1) Addr Read (Note Reset (Note 6) 1 XXX Manufacturer ID 4 XXX Device ID 4 XXX Sector Group Protect Verify 4 XXX (Note 8) Program 4 XXX 3 Unlock Bypass XXX 2 Unlock Bypass Program (Note 9) XXX 2 Unlock Bypass Reset (Note 10) ...
Page 33
... During chip erase, a valid address is any non-protected sector address. 2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously with DQ5. Figure 5. Data# Polling Algorithm Am29LV652D shows the out- Figure 5 shows the Figure 18, on page 44 ...
Page 34
... DQ5 = “1” because the toggle bit may stop toggling as DQ5 changes to “1.” See the subsections on DQ6 and DQ2 for more information. Figure 6. Toggle Bit Algorithm Am29LV652D shows the outputs for Toggle Bit shows the toggle bit algorithm. Fig- in the “AC Characteristics” section Figure 20, on “ ...
Page 35
... DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 11, on page 34 to the other status bits. Am29LV652D Figure 6, on shows the status of DQ3 relative 33 ...
Page 36
... DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details Table 11. Write Operation Status DQ7 DQ5 (Note 2) DQ6 (Note 1) DQ7# Toggle 0 Toggle 1 No toggle Data Data Data DQ7# Toggle Am29LV652D DQ2 DQ3 (Note 2) RY/BY# 0 N/A No toggle Toggle 0 0 N/A Toggle 1 Data Data 1 ...
Page 37
... V–5 Operating ranges define those limits between which the functionality of the device is guaranteed. +0 35. Figure –2.0 V for +0.5 V 2.0 V Figure 8. Am29LV652D ) . . . . . . . . .–40°C to +85° .–55°C to +125° Maximum Positive Overshoot Waveform 35 ...
Page 38
... CC CC min I = –2.0 mA min I = –100 µ min . max < minimum V for CE# (or CE2 Am29LV652D Min Typ Max Unit ±1.0 µA 70 µA ±1.0 µ 0.4 10 µA 0.4 10 µA 0.4 10 µA ...
Page 39
... Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 Note °C October 29, 2004 1500 2000 2500 Time Frequency in MHz Figure 10. Typical I vs. Frequency CC1 Am29LV652D 3000 3500 4000 3 ...
Page 40
... Note) Output timing measurement reference levels Note < Measurement Level . IO INPUTS Steady Changing from Changing from Does Not Apply Center Line is High Impedance State (High Z) Am29LV652D 90R 12R 1 TTL gate L 30 100 5 0.0–3.0 1.5 0 the reference level is 0 ...
Page 41
... CE Read Toggle and Data# Polling for t RC Addresses Stable t ACC OEH t CE HIGH Z Output Valid Figure 13. Read Operation Timings Am29LV652D Speed Options 90R 12R Unit Min 90 120 Max 90 120 IL Max 90 120 Max 35 50 Max 30 30 Max 30 ...
Page 42
... Description Max Max Min Min Min Min Ready Reset Timings NOT during Embedded Algorithms Reset Timings during Embedded Algorithms t Ready t RP Figure 14. Reset Timings Am29LV652D All Speed Options Unit µs 20 500 ns 500 µ October 29, 2004 ...
Page 43
... Not 100% tested. 2. See the “Erase And Programming Performance” on page 50 3. CE# can be replaced with CE2# when referring to the second device within the package. October 29, 2004 section for more information. Am29LV652D Speed Options 90R 12R Unit Min 90 ...
Page 44
... WPH A0h t BUSY is the true data at the program address. OUT Figure 15. Program Operation Timings Am29LV652D Read Status Data (last two cycles WHWH1 D Status OUT VHH October 29, 2004 ...
Page 45
... Figure 17. Chip/Sector Erase Operation Timings October 29, 2004 555 h for chip erase WPH t DH 30h 10 for Chip Erase t BUSY Am29LV652D Read Status Data WHWH2 In Complete Progress t RB “Write Operation Status” on page 31. 43 ...
Page 46
... Note Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle. Figure 18. Data# Polling Timings (During Embedded Algorithms Complement Complement Status Data Status Data Am29LV652D VA High Z Valid Data True High Z True Valid Data October 29, 2004 ...
Page 47
... AHT AS t AHT t ASO t CEPH t OEPH t OE Valid Valid Status Status (first read) (second read) Enter Erase Suspend Program Erase Erase Suspend Suspend Read Program Figure 20. DQ2 vs. DQ6 Am29LV652D Valid Valid Data Status (stops toggling) Erase Resume Erase Erase Complete Read 45 ...
Page 48
... VIDR CE# or CE2# WE# RY/BY# Figure 21. Temporary Sector Group Unprotect Timing Diagram Min Min Min Program or Erase Command Sequence t RSP Am29LV652D All Speed Options Unit 500 ns 4 µs 4 µ VIDR ...
Page 49
... For sector group protect For sector group unprotect Figure 22. Sector Group Protect and Unprotect Timing Diagram October 29, 2004 Valid* Valid* Verify 60h 40h Sector Group Protect: 150 µs Sector Group Unprotect Am29LV652D Valid* Status 47 ...
Page 50
... CE# can be replaced with CE2# when referring to the second device within the package Min Min Min Min Min Min Min Min Min Min Typ Typ Typ Am29LV652D Speed Options 90R 12R Unit 90 120 ...
Page 51
... SA for sector erase 555 for chip erase Data# Polling GHEL t t WHWH1 CPH t BUSY for program PD for program 55 for erase 30 for sector erase 10 for chip erase is the data written to the device. OUT Am29LV652D PA DQ7# D OUT 49 ...
Page 52
... V, 1,000,000 cycles Test conditions 3.0 V, one connection at a time Test Setup V V OUT V Test Conditions Am29LV652D Unit Comments sec Excludes 00h programming prior to erasure (Note 4) sec µs Excludes system level µs overhead (Note 5) sec , 1,000,000 cycles. Additionally, CC Min Max – ...
Page 53
... PHYSICAL DIMENSIONS FSA063—63-Ball Fine-Pitch Ball Grid Array (FBGA package October 29, 2004 Am29LV652D 51 ...
Page 54
... V – 2.9 V. Added reference links to page numbers = 3 Added Colophon Ordering Information Added two package types to temperature range. Valid Combination for FBGA Packages Added MAF and MAK to order number. Added F and K to Package Marking. Am29LV652D ) in the follow Control; Operating Ranges; IO October 29, 2004 ...
Page 55
... (i.e., submersible repeater and artificial satellite). Please note that Spansion LLC will not be liable Japan, the US Export Administration Regulations or the applicable laws of any other country, will be required for export of those product Am29LV652D for the October 29, 2004 ...