74ALVC16841MTDX Fairchild Semiconductor, 74ALVC16841MTDX Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74ALVC16841MTDX
Manufacturer Part Number
74ALVC16841MTDX
Description
IC LATCH TRANSP 20BIT LV 56TSSOP
Manufacturer
Fairchild Semiconductor
Series
74ALVCr
Datasheet
1.74ALVC16841MTD.pdf
(6 pages)
Specifications of 74ALVC16841MTDX
Logic Type
D-Type Transparent Latch
Circuit
10:10
Output Type
Tri-State
Voltage - Supply
1.65 V ~ 3.6 V
Independent Circuits
2
Delay Time - Propagation
1ns
Current - Output High, Low
24mA, 24mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.fairchildsemi.com
Connection Diagram
Functional Description
The 74ALVC16841 contains twenty D-type latches with
3-STATE outputs. The device is byte controlled with each
byte functioning identically, but independent of the other.
Control pins can be shorted together to obtain full 20-bit
operation. The following description applies to each byte.
When the Latch Enable (LE
enters the latches. In this condition the latches are trans-
parent, i.e., a latch output will change states each time its
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
n
) input is HIGH, data on the D
n
2
Truth Tables
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance
O
D-type input changes. When LE
information that was present on the D-type inputs a setup
time preceding the HIGH-to-LOW transition on LE
3-STATE outputs are controlled by the Output Enable
(OE
the 2-state mode. When OE
are in the high impedance mode but this does not interfere
with entering new data into the latches.
0
= Previous O
n
) input. When OE
LE
LE
X
H
H
X
H
H
L
L
0
1
2
before HIGH-to-LOW of Latch Enable
Inputs
Inputs
OE
OE
n
H
H
L
L
L
L
L
L
is LOW the standard outputs are in
1
2
n
is HIGH, the standard outputs
D
n
D
10
is LOW, the latches store
0
X
H
X
X
H
X
–D
L
–D
L
9
19
O
Outputs
Outputs
O
10
0
O
O
Z
H
Z
H
–O
L
–O
L
0
0
9
19
n
. The