74LVX573SJX Fairchild Semiconductor, 74LVX573SJX Datasheet - Page 2

no-image

74LVX573SJX

Manufacturer Part Number
74LVX573SJX
Description
IC LATCH OCTAL LV 3STATE 20SOP
Manufacturer
Fairchild Semiconductor
Series
74LVXr
Datasheet

Specifications of 74LVX573SJX

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
2 V ~ 3.6 V
Independent Circuits
1
Delay Time - Propagation
5.9ns
Current - Output High, Low
4mA, 4mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
www.fairchildsemi.com
Functional Description
The LVX573 contains eight D-type latches. When the
enable (LE) input is HIGH, data on the D
latches. In this condition the latches are transparent, i.e., a
latch output will change state each time its D input
changes. When LE is LOW the latches store the informa-
tion that was present on the D inputs a setup time preced-
ing the HIGH-to-LOW transition of LE. The 3-STATE
buffers are controlled by the Output Enable (OE) input.
When OE is LOW, the buffers are enabled. When OE is
HIGH the buffers are in the high impedance mode but this
does not interfere with entering new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
n
inputs enters the
2
Truth Table
H
L
Z
X
O
0
LOW Voltage
High Impedance
HIGH Voltage
Immaterial
Previous O
OE
H
L
L
L
0
before HIGH-to-LOW transition of Latch Enable
Inputs
LE
H
H
L
X
D
H
X
X
L
Outputs
O
O
H
Z
L
n
0

Related parts for 74LVX573SJX