74VHC573M Fairchild Semiconductor, 74VHC573M Datasheet - Page 2

IC LATCH OCT D-TYPE 3ST 20-SOIC

74VHC573M

Manufacturer Part Number
74VHC573M
Description
IC LATCH OCT D-TYPE 3ST 20-SOIC
Manufacturer
Fairchild Semiconductor
Series
74VHCr
Datasheet

Specifications of 74VHC573M

Logic Type
D-Type Transparent Latch
Circuit
8:8
Output Type
Tri-State
Voltage - Supply
2 V ~ 5.5 V
Independent Circuits
1
Delay Time - Propagation
4.5ns
Current - Output High, Low
8mA, 8mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Number Of Circuits
8
Logic Family
74VHC
Polarity
Non-Inverting
Input Bias Current (max)
4 uA
High Level Output Current
- 8 mA
Low Level Output Current
8 mA
Propagation Delay Time
14.5 ns at 3.3 V, 8.8 ns at 5 V
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74VHC573M
Manufacturer:
ST
0
Part Number:
74VHC573M
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
74VHC573M
Quantity:
2 500
Part Number:
74VHC573MTCX
Manufacturer:
ALTERA
Quantity:
6 220
Part Number:
74VHC573MTCX
Manufacturer:
FSC
Quantity:
2 010
Part Number:
74VHC573MTCX
Manufacturer:
ST
0
Part Number:
74VHC573MTCX
Manufacturer:
FSC
Quantity:
20 000
Company:
Part Number:
74VHC573MTCX
Quantity:
2 500
Part Number:
74VHC573MTR
Manufacturer:
ST
0
©1993 Fairchild Semiconductor Corporation
74VHC573 Rev. 1.3
Logic Symbol
Truth Table
H
L
X
Z
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
LOW Voltage Level
High Impedance
OE
Immaterial
HIGH Voltage Level
H
L
L
L
Inputs
LE
H
H
X
L
IEEE/IEC
D
H
X
X
L
Outputs
O
O
H
L
Z
n
0
2
Functional Description
The VHC573 contains eight D-type latches with
3-STATE output buffers. When the Latch Enable (LE)
input is HIGH, data on the D
In this condition the latches are transparent, i.e., a latch
output will change state each time its D input changes.
When LE is LOW the latches store the information that
was present on the D inputs, a setup time preceding the
HIGH-to-LOW transition of LE. The 3-STATE buffers are
controlled by the Output Enable (OE) input. When OE is
LOW, the buffers are enabled. When OE is HIGH the
buffers are in the high impedance mode, but, this does
not interfere with entering new data into the latches.
n
inputs enters the latches.
www.fairchildsemi.com

Related parts for 74VHC573M