AM28F020-120EC AMD [Advanced Micro Devices], AM28F020-120EC Datasheet - Page 6

no-image

AM28F020-120EC

Manufacturer Part Number
AM28F020-120EC
Description
2 Megabit (256 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
PIN DESCRIPTION
A0–A17
Address Inputs for memory locations. Internal latches
hold addresses during write cycles.
CE
Chip Enable active low input activates the chip’s control
logic and input buffers. Chip Enable high will deselect
the device and operates the chip in stand-by mode.
DQ0–DQ7
Data Inputs during memory write cycles. Internal
latches hold data during write cycles. Data Outputs
during memory read cycles.
NC
No Connect-corresponding pin is not connected
internally to the die.
OE
Output Enable active low input gates the outputs of the
device through the data buffers during memory read
cycles. Output Enable is high during command
sequencing and program/erase operations.
6
#
#
(E
(G
#
#
)
)
Am28F020
V
Power supply for device operation. (5.0 V
V
Program voltage input. V
order to write to the command register. The command
register controls all functions required to alter the
memory array contents. Memory contents cannot be
altered when V
V
Ground
WE
Write Enable active low input controls the write function
of the command register to the memory array. The
target address is latched on the falling edge of the
Write Enable pulse and the appropriate data is latched
on the rising edge of the pulse. Write Enable high
inhibits writing to the device.
CC
PP
SS
#
(W
#
)
PP
V
CC
PP
+2 V.
must be at high voltage in
5% or 10%)

Related parts for AM28F020-120EC