LB1928_08 SANYO [Sanyo Semicon Device], LB1928_08 Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
LB1928_08
Manufacturer Part Number
LB1928_08
Description
For Office Automation Equipment 3-phase Brushless Motor Driver
Manufacturer
SANYO [Sanyo Semicon Device]
Datasheet
1.LB1928_08.pdf
(11 pages)
Description of the LB1928
1. Speed control circuit
2. Output drive circuit
3. Current limiting circuit
4. Power save circuit
5. Reference clock
The IC performs speed control through combined use of a speed discrimination circuit and PLL circuit. The speed
control circuit counts FG cycles and outputs a deviation signal every 2FG cycles. The PLL circuit outputs a phase
deviation signal every FG cycle.
The FG servo frequency is determined by the following equation. The motor rotation speed is set by the number of
FG pulses and the crystal oscillator frequency.
In order to reduce power loss at the output, the LB1927 uses the PWM drive technique. While ON, the output
transistors are always saturated, and motor drive power is adjusted by varying the output ON duty ratio. Because
output PWM switching is performed by the lower-side output transistor, a Schottky diode must be connected
between OUT and V CC . (If the reverse recovery time of the diode is too long, a feedthrough current will flow at the
instant when the lower-side transistor goes ON.) An internal diode is provided between OUT and GND. If large
output current causes a problem (waveform distortion during lower-side kickback, etc.), an external rectifying diode
or Schottky diode should be connected.
The output diode is integrated only on the lower side.
The current limiting circuit limits the peak current to the value I = VRF/Rf (VRF = 0.5V typ., Rf : current detector
resistance). Current limiting is achieved by reducing the ON duty ratio of the output, which reduces the current.
In order to reduce current drain in the STOP condition, the IC goes into power save mode. In this condition, bias
current to most circuits is cut off, but the 5V regulator output remains active.
The reference clock for speed control can be input using one of the following two methods.
(1) Using a crystal oscillator
C4
When a crystal is used for oscillation, connect the crystal, capacitors, and a resistor as shown in the figure below.
The circuit configuration and values are for reference only. The crystal oscillator’s characteristics as well as the
possibility of floating capacitance and noise due to layout factors must be taken into consideration when
designing an actual application.
VREG
fFG (servo) = fOSC/8192
XI
Oscillator frequency (MHz)
R1
C1
8 to 10
3 to 5
5 to 8
fOSC : Crystal oscillator frequency
C2
C3
XO
C1 (µF)
C1, R1 : For stable oscillation
0.1
0.1
0.1
C3 : For oscillator coupling
C2 : For stabilization and to prevent oscillation at upper harmonic frequencies
C4 : Prevents oscillation at upper harmonic frequencies
LB1928
C2 (pF)
15
10
10
C3 (pF)
47
47
22
C4 (pF)
None
None
10
(Reference values)
R1 (Ω)
330k
330k
330k
No.6197-9/11