AM29DL800B AMD [Advanced Micro Devices], AM29DL800B Datasheet - Page 22
![no-image](/images/no-image-200.jpg)
AM29DL800B
Manufacturer Part Number
AM29DL800B
Description
8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM29DL800B.pdf
(43 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM29DL800BB-120WBF
Manufacturer:
SPANSION
Quantity:
335
Part Number:
AM29DL800BB-70EI
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM29DL800BB-90EC
Manufacturer:
AMD
Quantity:
810
Company:
Part Number:
AM29DL800BB-90EE
Manufacturer:
MXIC
Quantity:
20 000
Company:
Part Number:
AM29DL800BB-90EF
Manufacturer:
LT
Quantity:
92
Company:
Part Number:
AM29DL800BB-90EFT
Manufacturer:
INTEL
Quantity:
3
Part Number:
AM29DL800BT-1200EI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM29DL800BT-120EC
Manufacturer:
AMD
Quantity:
20 000
completed the operation successfully, and the system
must write the reset command to return to reading
array data.
The remaining scenario is that the system initially de-
termines that the toggle bit is toggling and DQ5 has not
gone high. The system may continue to monitor the
toggle bit and DQ5 through successive read cycles, de-
termining the status as described in the previous para-
graph. Alternatively, it may choose to perform other
system tasks. In this case, the system must start at the
beginning of the algorithm when it returns to determine
the status of the operation (top of Figure 6).
Note: The system should recheck the toggle bit even if DQ5
= “1” because the toggle bit may stop toggling as DQ5
changes to “1.” See the subsections on DQ6 and DQ2 for
more information.
22
No
Figure 6. Toggle Bit Algorithm
Complete, Write
Reset Command
Read DQ7–DQ0
Read DQ7–DQ0
Read DQ7–DQ0
Program/Erase
Operation Not
Toggle Bit
Toggle Bit
DQ5 = 1?
= Toggle?
= Toggle?
START
Twice
Yes
Yes
Yes
Operation Complete
No
No
Program/Erase
P R E L I M I N A R Y
Am29DL800B
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions DQ5 produces a “1,” indicating that
the program or erase cycle was not successfully com-
pleted.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously pro-
grammed to “0.” Only an erase operation can change
a “0” back to a “1.” Under this condition, the device
halts the operation, and when the timing limit has been
exceeded, DQ5 produces a “1”.
Under both these conditions, the system must write the
reset command to return to reading array data (or to the
erase-suspend-read mode if a bank was previously in
the erase-suspend-program mode).
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional sectors
are selected for erasure, the entire time-out also ap-
plies after each additional sector erase command.
When the time-out period is complete, DQ3 switches
from a “0” to a “1”. If the system can guarantee the time
between additional sector erase commands to be less
than 50 µs, it need not monitor DQ3. See also the Sec-
tor Erase Command Sequence section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1”, the Embedded Erase algorithm has begun; all fur-
ther commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0”, the
device will accept additional sector erase commands.
To ensure the command has been accepted, the sys-
tem software should check the status of DQ3 prior to
and following each subsequent sector erase command.
If DQ3 is high on the second status check, the last com-
mand might not have been accepted.
Table 6 shows the status of DQ3 relative to the other
status bits.