AS7C331FT18A ALSC [Alliance Semiconductor Corporation], AS7C331FT18A Datasheet

no-image

AS7C331FT18A

Manufacturer Part Number
AS7C331FT18A
Description
3.3V 1M x 18 Flow-through synchronous SRAM
Manufacturer
ALSC [Alliance Semiconductor Corporation]
Datasheet
Logic block diagram
Selection guide
Features
• Organization: 1,048,576 words x18 bits
• Fast clock to data access: 6.8/7.5/8.5/10 ns
• Fast OE access time: 3.5/4.0 ns
• Fully synchronous flow-through operation
• Asynchronous output enable control
• Available 100-pin TQFP packages
• Individual byte write and global write
January 2005
Minimum cycle time
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
1/21/05, v 1.4
A[19:0]
ADSC
ADSP
CLK
ADV
GWE
BWE
BW
BW
CE0
CE1
CE2
OE
ZZ
a
b
3.3V 1M x 18 Flow-through synchronous SRAM
Power
down
20
Alliance Semiconductor
CLK
CS
D
CLK
CS
CLR
285
D
D
D
-68
7.5
6.8
D
CLK
CLK
CE
CLK
CLK
90
60
Byte Write
Byte Write
Address
register
registers
registers
register
register
Enable
Enable
delay
DQb
DQa
Burst logic
• Multiple chip enables for easy expansion
• 3.3 V core power supply
• 2.5 V or 3.3V I/O operation with separate V
• Linear or interleaved burst control
• Common data inputs and data outputs
• Snooze mode for reduced power-standby
Q
Q
Q
Q
Q
LBO
20
®
275
-75
8.5
7.5
90
60
18
20
OE
Output
buffers
2
18
Memory
1M x 18
18
DQ[a,b]
array
CLK
250
-85
8.5
10
80
60
registers
18
Input
Copyright © Alliance Semiconductor. All rights reserved.
AS7C331MFT18A
DDQ
230
-10
12
10
80
60
1 of 19
Units
mA
mA
mA
ns
ns

Related parts for AS7C331FT18A

AS7C331FT18A Summary of contents

Page 1

January 2005 3. Flow-through synchronous SRAM Features • Organization: 1,048,576 words x18 bits • Fast clock to data access: 6.8/7.5/8.5/10 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous flow-through operation • Asynchronous output enable ...

Page 2

Mb Synchronous SRAM products list Org Part Number 1MX18 AS7C331MPFS18A 512KX32 AS7C33512PFS32A 512KX36 AS7C33512PFS36A 1MX18 AS7C331MPFD18A 512KX32 AS7C33512PFD32A 512KX36 AS7C33512PFD36A 1MX18 AS7C331MFT18A 512KX32 AS7C33512FT32A 512KX36 AS7C33512FT36A 1MX18 AS7C331MNTD18A 512KX32 AS7C33512NTD32A 512KX36 AS7C33512NTD36A 1MX18 AS7C331MNTF18A 512KX32 AS7C33512NTF32A 512KX36 AS7C33512NTF36A 1 ...

Page 3

Pin assignments Pin configuration for 100-pin TQFP DDQ V 5 SSQ DQb0 8 DQb1 SSQ V 11 DDQ DQb2 12 DQb3 ...

Page 4

Functional description The AS7C331MFT18A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device organized as 1,048,576 words x18 bits. Fast cycle times of 7.5/8.5/10/12 ns with clock access times (t easy memory expansion. Burst operation is initiated ...

Page 5

Signal descriptions Signal I/O Properties CLK I CLOCK Clock. All inputs except OE, ZZ, and LBO are synchronous to this clock. A,A0,A1 I SYNC Address. Sampled when all chip enables are active and when ADSC or ADSP are asserted. DQ[a,b] ...

Page 6

Write enable truth table (per byte) Function GWE L Write all bytes ( Write byte a H Write byte Read H Key don’t care low high; B WE, BWn ...

Page 7

Synchronous truth table 1 CE0 CE1 CE2 ADSP ADSC ...

Page 8

Absolute maximum ratings Parameter Power supply voltage relative to GND Input voltage relative to GND (input pins) Input voltage relative to GND (I/O pins) Power dissipation DC output current Storage temperature Temperature under bias Note: Stresses greater than those listed ...

Page 9

DC electrical characteristics for 3.3V I/O operation Parameter Sym † Input leakage current |I Output leakage current |I Input high (logic 1) voltage V Input low (logic 0) voltage V Output high voltage V Output low voltage V DC electrical ...

Page 10

Timing characteristics over operating range Parameter Cycle time Clock access time Output enable low to data valid Clock high to output low Z Data output invalid from clock high Output enable low to output low Z Output enable high to ...

Page 11

Key to switching waveforms Rising input Timing waveform of read cycle CLK t t ADSPS ADSPH ADSP t ADSCS ADSC Address GWE, BWE t t CSS CSH CE0, CE2 CE1 ...

Page 12

Timing waveform of write cycle t CH CLK t ADSPS t ADSPH ADSP ADSC Address BWE BW[a:b] t CSS t CSH CE0, CE2 CE1 ADV OE Din D(A1) Read Suspend Q(A1) D(A1) Note: Ý = ...

Page 13

Timing waveform of read/write cycle (ADSP Controlled; ADSC High) CLK t ADSPS t ADSPH ADSP Address A1 BWE BW[a:b] CE0, CE2 CE1 ADV OE Din LZC Dout Q(A1) Read Q(A1) Note: Ý = XOR when LBO = ...

Page 14

Timing waveform of read/write cycle(ADSC controlled, ADSP = HIGH) CLK t t ADSCS ADSCH ADSC ADDRESS BWE BW[a: CSS CSH CE0,CE2 CE1 LZOE Q(A1) Q(A2) Dout Din READ READ Q(A1) Q(A2) ...

Page 15

Timing waveform of power down cycle CLK t t ADSPS ADSPS ADSP ADSC A1 ADDRESS BWE BW[a: CSS CSH CE0,CE2 CE1 ADV LZOE Din Dout Q(A1) t PDS ZZ ZZ Setup Cycle t ZZI ...

Page 16

AC test conditions • Output load: For LZC LZOE HZOE • Input pulse level: GND to 3V. See Figure A. • Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure ...

Page 17

Package dimensions 100-pin TQFP (quad flat pack) TQFP Min Max c A1 0.05 0.15 A2 1.35 1. 0.22 0.38 c 0.09 0.20 D 13.90 14.10 E 19.90 20.10 e 0.65 nominal Hd 15.85 16.15 He 21.80 22.20 ...

Page 18

Ordering information Package Width –68 & AS7C331MFT18A-68TQC TQFP x18 AS7C331MFT18A-68TQI Note: Add suffix ‘N’ to the above part numbers for Lead Free Parts (Ex. AS7C331MFT18A-85TQCN) Part numbering guide AS7C Alliance Semiconductor SRAM prefix 2. ...

Page 19

Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com © Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt ...

Related keywords