AM79C202 Legerity, AM79C202 Datasheet - Page 21
![no-image](/images/no-image-200.jpg)
AM79C202
Manufacturer Part Number
AM79C202
Description
(AM79C202 / AM79212) PCM CODEC
Manufacturer
Legerity
Datasheet
1.AM79C202.pdf
(36 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79C202JC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM79C202JCT
Manufacturer:
AMD
Quantity:
4 188
Ambient temperature = 70°C
Programmed DC Feed conditions:
RG = GX = GR = AX = AR = 0 dB
R, X, B, and Z filter disabled
AISN = 0
TSH < ILD
TSH = Programmed switchhook-detect threshold current.
ILD = Programmed disable limit current.
DC Feed conditions are normally set by the ASLAC device. When the ASLIC device is tested by itself, its operating conditions
must be simulated as if it were connected to an ideal ASLAC device. When the ASLAC device is tested by itself, its operating
conditions must simulate as if it were connected to an ideal ASLIC device.
2. These tests are performed with the following load impedances:
3. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
4. Not tested or partially tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. When the ASLIC device is in the anti-sat operating region, this parameter will be degraded. The exact degradation will depend
6. Guaranteed by design.
7. Overall 1.014 kHz insertion loss error of the ASLIC/ASLAC devices kit is guaranteed to be ≤ 0.34 dB.
8. The VBAT PSRR specifications are valid only when the ASLIC device is used with the ASLAC device which generates the
9. Must meet at least one of these specifications.
10. These voltages are referred to VREF.
11. These limits refer to the two-wire output of an ideal ASLIC device but reflect only the capabilities of the ASLAC device.
12. When relative levels (dBm0) are used, the specification holds for any setting of (AX + GX) gain from 0 to 12 dB or
13. This parameter tested by inclusion in another test.
14. The Group Delay specification is defined as the sum of the minimum values of the group delays for the transmit and the receive
15. These limits reflect only the capabilities of the ASLAC device.
16. RSR1 = RSR2 = 750 kΩ, 0% tol. RGFD1 = 510 Ω.
17. DC Feed performance derates by 5% when operating from –40°C to 0°C and 70°C to 85°C.
18. Threshold values derate by 5% when operating from –40°C to 0°C and 70°C to 85°C.
19. Power cross and ring trip values derate by 5% when operating from –40°C to 0°C and 70°C to 85°C.
Active state, normal polarity for transmission performance
0 dBm = 1 mW @ 600 Ω (0.775 V rms)
VAPP (Apparent battery voltage) = 50.2 V
ILA (Active state loop-current limit) = 47.6 mA
ILD (Disable state loop-current limit) = 21.2 mA
RFD (DC Feed resistance) = 403 Ω
VAS (Anti-sat activate voltage) = 10.3 V
N2 (Anti-sat feed resistance factor) = 2
VOFF (Longitudinal Offset Voltage) = 8.4 V
Frequency < 12 kHz – Longitudinal impedance = 500 Ω; metallic impedance = 300 Ω
Frequency > 12 kHz – Longitudinal impedance = 90 Ω; metallic impedance = 135 Ω
on system design.
anti-sat reference. Because the anti-sat reference depends upon the battery voltage sensed by the IBAT pin of the ASLAC
device, the PSRR of the kit will depend upon the amount of battery filtering provided by CB.
(AR + GR + RG) from 0 to –12 dB.
paths when the transmit and receive time slots are identical and the B, X, R, Z filters are disabled with null coefficients. For
PCLK frequencies between 1.03 MHz and 1.53 MHz, the group delay may vary from one cycle to the next. See Figure 2,
Group Delay Distortion also.
ASLIC/ASLAC Products
21