AK4124 Asahi Kasei Microsystems, AK4124 Datasheet - Page 11

no-image

AK4124

Manufacturer Part Number
AK4124
Description
192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC
Manufacturer
Asahi Kasei Microsystems
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AK4124VF
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
The input port works in master mode or slave mode. An internal system clock is created by the internal PLL using ILRCK
(Mode 0 ∼ 2 of Table 2) or IBICK (Mode 4 ∼ 7 of Table 2) in slave mode. The MCLK is not needed in slave mode. And
an internal system clock is created by IMCLK (Mode 8 ∼ 15 of Table 2) in master mode. The PLL2-0 pins and IDIF2-0
pins select the master/slave and PLL mode. The PLL2-0 pins and IDIF2-0 pins should be controlled when PDN pin = “L”.
The IDIF2-0 pins select the audio interface format for the input port. The audio data is MSB first, 2’s compliment format.
The SDTI is latched on the rising edge of IBICK. Select the audio interface format when PDN pin = “L”. When in
BYPASS mode, both IBICK and OBICK are fixed to 64fs.
Note 1. PLL lock rage is changed by the value of R and C connected FILT pin. Refer to “PLL Loop Filter”.
Note 2. The IBCIK must be continuous except when the clocks are changed.
Note 3. IBCIK = 32fsi is supported only 16bit LSB justified and I
Note 4. Fixed to DVSS.
Note 5. Refer to “Soft Mute Operation” for Manual mode and Semi-Auto mode.
MS0288-E-01
Mode
Mode IDIF2
10
11
12
13
14
15
System Clock & Audio Interface Format for Input PORT
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
IMCLK = DVSS
ILRCK = Output
IBICK = Output
IMCLK = Input
ILRCK = Input
IBICK = Input
Master / Slave
H
H
H
H
L
L
L
L
Master
Slave
IDIF1
H
H
H
H
L
L
L
L
IDIF0
H
H
H
H
L
L
L
L
PLL2
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
Table 1. Input Audio Interface Format (Input PORT)
24/16bit, I
24/20bit, MSB justified
24bit, I
24bit, MSB justified
16bit, LSB justified
20bit, LSB justified
24bit, LSB justified
PLL1
Table 2. PLL Setting (Input PORT)
SDTI Format
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
OPERATION OVERVIEW
2
S Compatible
2
S Compatible
PLL0
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
- 11 -
16k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 108kHz
8k ∼ 216kHz
8k ∼ 216kHz
8k ∼ 108kHz
8k ∼ 216kHz
ILRCK Freq
8k ∼ 96kHz
8k ∼ 54kHz
8k ∼ 54kHz
(Note 1)
(Note 2)
ILRCK
Output
2
Input
S Compatible.
Reserved
Output
IBICK
Input
Depending on
32fsi (Note 3)
IBICK Freq
IDIF2-0
128fsi
64fsi
64fsi
64fs
≥ 48fsi or 32fsi
Reserved
IBICK Freq
≥ 32fsi
≥ 40fsi
≥ 48fsi
≥ 48fsi
64fs
64fs
(Note 4)
(Note 4)
IMCLK
needed.
needed.
128fs
256fs
512fs
128fs
192fs
384fs
768fs
192fs
Not
Not
Master / Slave
Master
Slave
Semi-Auto
Semi-Auto
Semi-Auto
Semi-Auto
[AK4124]
SMUTE
(Note 5)
Manual
Manual
Manual
Manual
2004/08

Related parts for AK4124