A29040 AMIC Technology, A29040 Datasheet

no-image

A29040

Manufacturer Part Number
A29040
Description
512K X 8 Bit CMOS 5.0 Volt-only/ Uniform Sector Flash Memory
Manufacturer
AMIC Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A29040AL-70
Manufacturer:
AMIC
Quantity:
587
Part Number:
A29040AL-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29040AV-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29040B-70
Manufacturer:
TI
Quantity:
25
Part Number:
A29040B-70
Manufacturer:
ST
0
Part Number:
A29040B-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29040B-70F
Manufacturer:
TI
Quantity:
230
Part Number:
A29040B-70F
Manufacturer:
AMIC
Quantity:
1 727
Part Number:
A29040B-70F
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
A29040BL-55F
Manufacturer:
AMIC
Quantity:
1 200
Part Number:
A29040BL-55UF
Manufacturer:
VISHAY
Quantity:
5 000
Part Number:
A29040BL-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29040BL-70F
Manufacturer:
AMIC
Quantity:
3 492
Part Number:
A29040BL-70F
Manufacturer:
AMIC
Quantity:
1 000
The A29040A is a 5.0 volt-only Flash memory organized as
524,288 bytes of 8 bits each. The 512 Kbytes of data are
further divided into eight sectors of 64 Kbytes each for flexible
sector erase capability. The 8 bits of data appear on I/O
while the addresses are input on A0 to A18. The A29040A is
offered in 32-pin PLCC, TSOP, and PDIP packages. This
device is designed to be programmed in-system with the
standard system 5.0 volt VCC supply. Additional 12.0 volt VPP
is not required for in-system write or erase operations.
However, the A29040A can also be programmed in standard
EPROM programmers.
The A29040A has a second toggle bit, I/O
whether the addressed sector is being selected for erase, and
also offers the ability to program in the Erase Suspend mode.
The standard A29040A offers access times of 55, 70 and 90
ns, allowing high-speed microprocessors to operate without
wait states. To eliminate bus contention the device has
separate chip enable (
enable (
The device requires only a single 5.0 volt power supply for
both read and write functions. Internally generated and
regulated voltages are provided for the program and erase
operations.
Preliminary
Features
n 5.0V
n Access times:
n Current:
n Flexible sector architecture
n Embedded Erase Algorithms
General Description
PRELIMINARY
- 8 uniform sectors of 64 Kbyte each
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
- 55/70/90 (max.)
- 20 mA typical active read current
- 30 mA typical program/erase current
- 1 A typical CMOS standby
- Embedded Erase algorithm will automatically erase
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector
the entire chip or any combination of designated
sectors and verify the erased sectors
OE
10% for read and write operations
) controls.
(August, 2001, Version 0.1)
CE
), write enable ( WE ) and output
2
, to indicate
0
- I/O
7
1
n Typical 100,000 program/erase cycles per sector
n 20-year data retention at 125 C
n Compatible with JEDEC-standards
n
n Erase Suspend/Erase Resume
n Package options
The A29040A is entirely software command set compatible
with the JEDEC single-power-supply Flash standard.
Commands are written to the command register using
standard microprocessor write timings. Register contents
serve as input to an internal state-machine that controls the
erase and programming circuitry. Write cycles also internally
latch addresses and data needed for the programming and
erase operations. Reading data out of the device is similar to
reading from other Flash or EPROM devices.
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase
command sequence. This initiates the Embedded Erase
algorithm
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper erase margin.
512K X 8 Bit CMOS 5.0 Volt-only,
- Embedded Program algorithm automatically writes
- Reliable operation for the life of the system
- Pinout and software compatible with single-power-
- Superior inadvertent write protection
- Provides a software method of detecting completion
- Suspends a sector erase operation to read data from,
- 32-pin P-DIP, PLCC, or TSOP (Forward type)
Data
Uniform Sector Flash Memory
and verifies bytes at specified addresses
supply Flash memory standard
of program or erase operations
or program data to, a non-erasing sector, then
resumes the erase operation
Polling and toggle bits
-
an
internal
A29040A Series
AMIC Technology, Inc.
algorithm
that
automatically

Related parts for A29040

Related keywords