A29L004 AMIC Technology, A29L004 Datasheet

no-image

A29L004

Manufacturer Part Number
A29L004
Description
512K X 8 Bit CMOS 3.0 Volt-only/ Boot Sector Flash Memory
Manufacturer
AMIC Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A29L004TL-70F
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29L004U-70F
Manufacturer:
AD
Quantity:
1 345
Part Number:
A29L004UL-70F
Quantity:
433
Part Number:
A29L004UL-70F
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A29L004UL-70F
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29L004UX-70F
Manufacturer:
AMIC
Quantity:
20 000
Preliminary
Features
n Single power supply operation
n Access times:
n Current:
n Flexible sector architecture
n Unlock Bypass Program Command
n Top or bottom boot block configurations available
n Embedded Algorithms
PRELIMINARY
- Embedded Program algorithm automatically writes
- 200 nA typical CMOS standby
- 200 nA Automatic Sleep Mode current
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX7 sectors
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
- Full voltage range: 2.7 to 3.6 volt read and write
- Regulated voltage range: 3.0 to 3.6 volt read and write
- 70/90 (max.)
- 4 mA typical active read current
- 20 mA typical program/erase current
- Reduces overall programming time when issuing
- Embedded Erase algorithm will automatically erase
operations for battery-powered applications
operations for compatibility with high performance 3.3
volt microprocessors
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector. Temporary Sector Unprotect feature
allows code changes in previously locked sectors
multiple program command sequence
the entire chip or any combination of designated
sectors and verify the erased sectors
and verifies data at specified addresses
(October, 2002, Version 0.0)
1
n Typical 100,000 program/erase cycles per sector
n 20-year data retention at 125 C
n Compatible with JEDEC-standards
n
n Ready /
n Erase Suspend/Erase Resume
n Hardware reset pin (
n Package options
512K X 8 Bit CMOS 3.0 Volt-only,
- Reliable operation for the life of the system
- Pinout and software compatible with single-power-
- Superior inadvertent write protection
- Provides a software method of detecting completion
- Provides a hardware method of detecting completion
- Suspends a sector erase operation to read data from,
- Hardware method to reset the device to reading array
- 40-pin TSOP (forward type), 32-pin PLCC or (s)TSOP
Data
supply Flash memory standard
of program or erase operations (not available on 32-
pin PLCC & (s)TSOP packages)
data (not available on 32 pin PLCC & (s)TSOP
packages)
of program or erase operations
(forward type)
or program data to, a non-erasing sector, then
resumes the erase operation
Polling and toggle bits
Boot Sector Flash Memory
BUSY
pin (RY /
A29L004 Series
RESET
AMIC Technology, Corp.
BY
)
)

Related parts for A29L004

A29L004 Summary of contents

Page 1

... Embedded Program algorithm automatically writes and verifies data at specified addresses PRELIMINARY (October, 2002, Version 0.0) A29L004 Series 512K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory n Typical 100,000 program/erase cycles per sector n 20-year data retention at 125 C ...

Page 2

... Erase Suspend. Besides the I/O A29L004 has a second toggle bit, I/O the addressed sector is being selected for erase. The A29L004 also offers the ability to program in the Erase Suspend mode. The standard A29L004 offers access times of 70 and 90ns, allowing high-speed microprocessors to operate without wait states ...

Page 3

... A10 35 I/O 34 I/O 33 I/O 32 I/O 31 VCC 30 VCC I/O 27 I/O 26 I VSS A29L004V (8mm X 20mm A29L004X (8mm X 14mm AMIC Technology, Corp A10 CE I/O 7 I/O 6 I/O 5 I/O 4 I/O 3 GND I/O 2 I ...

Page 4

... Output Enable OE Hardware Reset (N/A 32-pin PLCC, (s)TSOP) BY Ready/ BUSY - Output (N/A 32-pin PLCC, (s)TSOP) VSS Ground VCC Power Supply NC Pin not connected internally 4 A29L004 Series Input/Output Chip Enable Output Enable STB Data Latch Logic Y-Decoder STB X-decoder Cell Matrix Description AMIC Technology, Corp. I/O ...

Page 5

... The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail. Table 1. A29L004 Device Bus Operations RESET WE OE (N/A 32-pin PLCC, (s)TSOP) ...

Page 6

... Output Disable Mode When the OE - I/O . Standard 7 0 disabled. The output pins are placed in the high impedance state. 6 A29L004 Series CC CE only on 32-pin PLCC & (s)TSOP 0.3V. (Note that this and RESET IH 0.3V, the device will be in the standby ) before it is ready to CE +30ns ...

Page 7

... Embedded Algorithms). The system can read data t the RESET pin return to V Refer to the AC Characteristics tables for RESET but IL parameters and diagram. 7 A29L004 Series (during READY BY pin is “1”), the reset (not during READY after RH ...

Page 8

... Table 2. A29L004 Top Boot Block Sector Address Table Sector A18 A17 SA0 0 0 SA1 0 0 SA2 0 1 SA3 0 1 SA4 1 0 SA5 1 0 SA6 1 1 SA7 1 1 SA8 1 1 SA9 1 1 SA10 1 1 Table 3. A29L004 Bottom Boot Block Sector Address Table ...

Page 9

... Table 4. A29L004 Autoselect Codes (High Voltage Method) Description CE Manufacturer ID: AMIC L Device ID: A29L004 L (Top Boot Block) Device ID: A29L004 L (Bottom Boot Block) Continuation ID L Sector Protection Verification L L=Logic Low H=Logic High Note: The autoselect codes may also be accessed in-system via command sequences. ...

Page 10

... and is a logical one. during power up, the IH 10 A29L004 Series is removed from the RESET pin, all the previously ID START RESET = V ID (Note 1) Perform Erase or Program Operations RESET = V IH Temporary Sector Unprotect Completed (Note 2) Notes: 1. All protected sectors unprotected. ...

Page 11

... Reset PLSCNT=1 Increment PLSCNT No PLSCNT= Yes 1000? Yes Device failed Sector Unprotect Algorithm 11 A29L004 Series START PLSCNT=1 RESET=V ID Wait First Write Temporary Sector Cycle=60h? Unprotect Mode Yes All sectors protected? Yes ...

Page 12

... Data Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still “0”. Only erase operations can convert a “0” “1”. 12 A29L004 Series on address bit A9 I RY/ BY (N/A on 32-pin ...

Page 13

... The time between these additional cycles must be less than 50 s, otherwise the last address and command might not be accepted, and erasure may begin recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts 13 A29L004 Series , I I/O . See AMIC Technology, Corp ...

Page 14

... I Note : and I/O together See the appropriate Command Definitions table for erase command sequences. 2. See "I/O 14 A29L004 Series or I/O status bits, just as in the 7 6 START Write Erase Command Sequence Data Poll from System No Data = FFh ? Yes Erasure Completed : Sector Erase Timer" ...

Page 15

... The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. 12. The Erase Resume command is valid only during the Erase Suspend mode. PRELIMINARY (October, 2002, Version 0.0) Table 5. A29L004 Command Definitions Bus Cycles (Notes First Second ...

Page 16

... I/O , I the A29L004 to determine the status of a write operation (RY/ BY pin is not available on 32-pin PLCC & (s)TSOP packages). Table 6 and the following subsections describe the functions of these status bits. I/O each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first ...

Page 17

... Figure 6). vs. 2 and I Toggle Bit II" A29L004 Series , when used with I pulse in the command sequence control the read cannot distinguish whether the sector and I/O ...

Page 18

... Table 6 shows the outputs for I/O PRELIMINARY (October, 2002, Version 0. Data Polling I/O is "1", the "0", the device will 3 is high on the A29L004 Series START Read I/O -I Read I/O -I (Note 1) No Toggle Bit = Toggle ? Yes No I ...

Page 19

... Toggle 0 I Toggle toggle Data Data Data Toggle 0 I/O 7 20ns 20ns 20ns 20ns 20ns 20ns 19 A29L004 Series I/O I RY/ BY (Note 1) (N/A on 32-pin PLCC & (s)TSOP packages) N toggle 1 Toggle 0 N/A Toggle 1 Data Data 1 N/A N/A 0 AMIC Technology, Corp. ...

Page 20

... VCC 0.3V IH RESET = VSS 0. VCC 0.3V VSS 0. VCC = 3 4.0mA, VCC = VCC Min -2.0 mA, VCC = VCC Min -100 A, VCC = VCC Min Typical VCC is 3.0V A29L004 Series Min. Typ. Max. Unit ...

Page 21

... Note: Addresses are switching at 1MHz I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 Note : PRELIMINARY (October, 2002, Version 0.0) 1500 2000 2500 Time Frequency in MHz Typical I vs. Frequency CC1 21 A29L004 Series 3000 3500 4000 3.6V 2. AMIC Technology, Corp. ...

Page 22

... Version 0.0) Description Test Setup Read Toggle and Data Polling t RC Addresses Stable t ACC OEH t CE High-Z Output Valid 22 A29L004 Series Speed -70 -90 Min Max Max Max Min Min Max. 25 ...

Page 23

... Reset Timings NOT during Embedded Algorithms Reset Timings during Embedded Algorithms RY/BY CE, OE RESET PRELIMINARY (October, 2002, Version 0.0) Description Test Setup Ready A29L004 Series All Speed Options Max 20 Max 500 Min 500 Min 50 Min 0 Min AMIC Technology, Corp. Unit ...

Page 24

... Unprotect Note: Not 100% tested. Temporary Sector Unprotect Timing Diagram 12V RESET t VIDR RSP RY/BY PRELIMINARY (October, 2002, Version 0.0) Description Min Min Program or Erase Command Sequence 24 A29L004 Series All Speed Options Unit 500 VIDR AMIC Technology, Corp. ...

Page 25

... Program/Erase Valid to RY/ BUSY (N/A on 32-pin PLCC & (s)TSOP packages) Notes: 1. Not 100% tested. 2. See the "Erase and Programming Performance" section for more information. PRELIMINARY (October, 2002, Version 0.0) Description WE low Delay 25 A29L004 Series Speed -70 -90 Min Min. 0 Min Min Min ...

Page 26

... PA = program addrss program data, Dout is the true data at the program address. 2. Illustration shows device in word mode. PRELIMINARY (October, 2002, Version 0. WPH A0h PD t BUSY 26 A29L004 Series Read Status Data (last two cycles WHWH1 D Status OUT t RB AMIC Technology, Corp. ...

Page 27

... SA = Sector Address (for Sector Erase Valid Address for reading status data (see "Write Operaion Ststus"). 2. Illustratin shows device in word mode. PRELIMINARY (October, 2002, Version 0. 555h for chip erase WPH 55h 30h 10h for chip erase 27 A29L004 Series Read Status Data WHWH2 In Complete Progress BUSY AMIC Technology, Corp. ...

Page 28

... Note : VA = Valid Address. Illustation shows first status cycle after command sequence, last status read cycle, and array data read cycle. PRELIMINARY (October, 2002, Version 0. Complement Complement Status Data Status Data 28 A29L004 Series VA High-Z Valid Data True High-Z Valid Data True AMIC Technology, Corp. ...

Page 29

... PRELIMINARY (October, 2002, Version 0. Valid Status Valid Status (first read) (second read) . Illustration shows first two status cycle after command sequence, last status 6 29 A29L004 Series VA VA Valid Status Valid Data (stop togging) AMIC Technology, Corp. ...

Page 30

... Timing Waveforms for Sector Protect/Unprotect RESET SA, A6, A1, A0 Sector Protect/Unprotect 60h Data 1us Note : For sector protect, A6=0, A1=1, A0=0. For sector unprotect, A6=1, A1=1, A0=0 PRELIMINARY (October, 2002, Version 0.0) Valid* Valid* Verify 60h 40h Sector Protect:150us Sector Unprotect:15ms 30 A29L004 Series Valid* Status AMIC Technology, Corp. ...

Page 31

... See the "Erase and Programming Performance" section for more information. PRELIMINARY (October, 2002, Version 0.0) 6 Enter Erase Suspend Program Erase Erase Suspend Suspend Read Program and I/O in the section "Write Operation Status" for 6 2 Description WE Low) 31 A29L004 Series Erase Resume Erase Erase Read Complete Speed -70 -90 Min Min. 0 Min Min. ...

Page 32

... Complement of Data Input Typ. (Note 1) Max. (Note 2) 1 300 11 33 for further information A29L004 Series PA I OUT = Array Data. OUT Unit Comments sec Excludes 00h programming prior to erasure sec s Excludes system-level overhead (Note 5) sec AMIC Technology, Corp ...

Page 33

... Sampled, not 100% tested. Test conditions 1.0MHz A Data Retention Parameter Minimum Pattern Data Retention Time PRELIMINARY (October, 2002, Version 0.0) Description Test Setup V Test Setup V Test Conditions 150 C 125 C 33 A29L004 Series Min. Max. -1.0V VCC+1.0V -100 mA +100 mA -1.0V 12.5V Typ. Max 7 8.5 ...

Page 34

... Input Pulse Levels Input timing measurement reference levels Output timing measurement reference levels Test Setup Device Under Test PRELIMINARY (October, 2002, Version 0.0) - 0.0 - 3.0 1.5 1.5 3 A29L004 Series -90 Unit 1 TTL gate 100 0.0 - 3.0 V 1.5 V 1.5 V Diodes = IN3064 or Equivalent AMIC Technology, Corp. ...

Page 35

... Typ. (mA) Typ. (mA Active Read Program/Erase Current Current Typ. (mA) Typ. (mA A29L004 Series Standby Current Package Typ 32-pin PLCC 32-pin sTSOP (8mm X 14mm) 0.2 32-pin TSOP (8mm X 20mm) 40-pin TSOP 32-pin PLCC 32-pin sTSOP (8mm X 14mm) 0.2 32-pin TSOP (8mm X 20mm) ...

Page 36

... BSC 0.020 BSC 0.787 BSC 0.724 BSC 0.020 0.024 0.028 0. and E do not include mold flash A29L004 Series unit: inches/ 0.076 Gage Plane Seating Plane L Nom Max - 1.20 - 0.15 1.00 1.05 0.22 0.27 - 0.21 10.00 BSC ...

Page 37

... G are for PC Board surface mount pad pitch A29L004 Series unit: inches/ Nom Max - 3. 2.80 2.93 0.71 0.81 0.46 0.54 0.254 0.35 13.97 14.05 11.43 11.51 1.27 1.42 12.95 13.46 10.41 10.92 14.99 15.11 12.45 12.57 2.29 2.41 - 0.075 - 10 AMIC Technology, Corp. ...

Page 38

... BSC 0.779 0.787 0.795 19.80 0.016 0.020 0.024 0.40 - 0.032 - - - - 0.020 - - - 0.003 - - A29L004 Series unit: inches/ Detail "A" Nom Max - 1.20 - 0.15 1.00 1.05 0.22 0.27 - 0.20 18.40 18.50 8.00 8.10 0.50 BSC 20.00 20.20 0.50 0.60 0. 0. AMIC Technology, Corp. ...

Page 39

... A29L004 Series unit: inches/mm Gage Plane L Detail "A" Nom Max - 1.20 - 0.15 1.00 1.05 0.22 0.27 - 0.21 8.00 8.10 0.50 - 14.00 14.20 12.40 12.50 0.60 0.70 - 0.076 3 5 AMIC Technology, Corp. ...

Related keywords